Corpus ID: 67338033

Scalar-vector GPU architectures

@inproceedings{Chen2016ScalarvectorGA,
  title={Scalar-vector GPU architectures},
  author={Z. Chen},
  year={2016}
}
  • Z. Chen
  • Published 2016
  • Computer Science
  • of the Dissertation Scalar-Vector GPU Architectures by Zhongliang Chen Doctor of Philosophy in Computer Engineering Northeastern University, December 2016 Dr. David Kaeli, Adviser Graphics Processing Units (GPUs) have evolved to become high throughput processors for general purpose data-parallel applications. Most GPU execution exploits a Single Instruction Multiple Data (SIMD) model, where a single operation is performed on multiple data at a time. However, neither runtime or hardware pays… CONTINUE READING

    References

    Publications referenced by this paper.
    SHOWING 1-10 OF 53 REFERENCES
    Analyzing CUDA workloads using a detailed GPU simulator
    • 1,319
    • PDF
    Scalar Waving: Improving the Efficiency of SIMD Execution on GPUs
    • 11
    Improving GPU performance via large warps and two-level warp scheduling
    • 367
    • PDF
    Power-efficient computing for compute-intensive GPGPU applications
    • 28
    Convergence and scalarization for data-parallel architectures
    • 60
    • PDF
    CPU-assisted GPGPU on fused CPU-GPU architectures
    • 87
    • PDF
    Exploiting uniform vector instructions for GPGPU performance, energy efficiency, and opportunistic reliability enhancement
    • 28
    • PDF
    A Case for a Flexible Scalar Unit in SIMT Architecture
    • 17
    • PDF
    APOGEE: Adaptive prefetching on GPUs for energy efficiency
    • 45
    • PDF
    Divergence Analysis and Optimizations
    • 80
    • Highly Influential
    • PDF