Satisfiability-based layout revisited: detailed routing of complex FPGAs via search-based Boolean SAT
@inproceedings{Nam1999SatisfiabilitybasedLR, title={Satisfiability-based layout revisited: detailed routing of complex FPGAs via search-based Boolean SAT}, author={Gi-Joon Nam and Karem A. Sakallah and Rob A. Rutenbar}, booktitle={FPGA '99}, year={1999} }
1. ABSTRACT lier BDD-based methods. Boolean-based routing transforms the geometric FPGA routing task into a single, large Boolean equation with the property that any assignment of input variables that “satisfies” the equation (that renders equation identically “1”) specifies a valid routing. The formulation has the virtue that it considers all nets simultaneously, and the absence of a satisfying assignment implies that the layout is unroutable. Initial Boolean-based approaches to routing used… CONTINUE READING
Figures, Tables, and Topics from this paper.
Citations
Publications citing this paper.
SHOWING 1-9 OF 9 CITATIONS
Exploiting Satisfiability Solvers for Efficient Logic Synthesis
VIEW 7 EXCERPTS
CITES METHODS
HIGHLY INFLUENCED
Relaxed Random Search for Solving K-Satisfiability and its Information Theoretic Interpretation
VIEW 1 EXCERPT
CITES METHODS
Use of SAT Solvers in Cryptanalysis
VIEW 1 EXCERPT
CITES BACKGROUND
Standard cell routing via Boolean satisfiability
VIEW 3 EXCERPTS
CITES BACKGROUND & METHODS
Clustering solutions : a novel approach to solving NP-complete problems
VIEW 1 EXCERPT
CITES BACKGROUND