Sample-set differential logic (SSDL) for complex high-speed VLSI

@inproceedings{Grotjohn1986SamplesetDL,
  title={Sample-set differential logic (SSDL) for complex high-speed VLSI},
  author={Timothy A. Grotjohn and Bernd Hoefflinger},
  year={1986}
}
An improved CMOS logic circuitusing a differential cascode tree with sample and set phases of operation is presented. The sample-set differential logic (SSDL) circuit allows the use of several transistors in series in the cascode tree without significant speed degradation. Also, the signals arriving at the input require only a short valid time, which allows long interconnect delays. This improved logic circuits is compared with two other common CMOS logic circuits in a simulated design example. 

Similar Papers

Topics from this paper.

Citations

Publications citing this paper.
SHOWING 1-10 OF 11 CITATIONS

LVDCSL: low voltage differential current switch logic, a robust low power DCSL family

  • Proceedings of 1997 International Symposium on Low Power Electronics and Design
  • 1997
VIEW 5 EXCERPTS
CITES METHODS
HIGHLY INFLUENCED

A Novel DCVS Tree Reduction Algorithm

  • 2006 IEEE International Conference on IC Design and Technology
  • 2006

A robust handshake for asynchronous system

  • The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, 2003. Proceedings.
  • 2003
VIEW 1 EXCERPT
CITES METHODS

A CMOS differential logic for low-power and high-speed applications

  • ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196)
  • 2001