Corpus ID: 17336183

SPACE TIME SCHEDULING STRATEGY FOR EFFICIENT 2-D DCT ARCHITECTURE 1

@inproceedings{KiruthikaSPACETS,
  title={SPACE TIME SCHEDULING STRATEGY FOR EFFICIENT 2-D DCT ARCHITECTURE 1},
  author={Kiruthika and Sivanthiram}
}
  • Kiruthika, Sivanthiram
  • Distributed arithmetic (DA) has been generally used to apply inner product calculation with a fixed input. Conventional ROM-based DA suffers from large ROM requirements. A new DA algorithm is used to expand the fixed input as an alternative of the variable input into bit level as in ROM-based DA. Thus the new DA algorithm can take advantage of shared partial sum-of-products and sparse non zero bits in the fixed input to reduce the number of computation. Unlike ROM based DA that stores the pre… CONTINUE READING

    Figures from this paper

    References

    SHOWING 1-10 OF 10 REFERENCES
    Shift-Register-Based Data Transposition for Cost-Effective Discrete Cosine Transform
    • S. Hsia, Szu-Hong Wang
    • Computer Science
    • IEEE Transactions on Very Large Scale Integration (VLSI) Systems
    • 2007
    • 36
    A cost-effective architecture for 8×8 two-dimensional DCT/IDCT using direct method
    • 104
    • PDF
    Cost-Effective Triple-Mode Reconfigurable Pipeline FFT/IFFT/2-D DCT Processor
    • C. Lin, Y. Yu, L. Van
    • Computer Science
    • IEEE Transactions on Very Large Scale Integration (VLSI) Systems
    • 2008
    • 37
    • PDF
    Architecture Design of Shape-Adaptive Discrete Cosine Transform and Its Inverse for MPEG-4 Video Coding
    • 13
    • PDF
    Low-complexity multi-purpose IP Core for quantized Discrete Cosine and integer transform
    • 23
    • PDF
    Fast algorithms for the discrete cosine transform
    • 427
    A 250 MHz optimized distributed architecture of 2 D 8 x 8 DCT
    • Proc . Int . Conf . ASIC
    • 2007
    A pipelined fast 2 DDCT accelerator for FPGA - based SOCs , ” in
    • Proc . IEEE Comput . Soc . Annu . Symp . VLSI . ,
    • 2007
    NEDA : Alow - power high - performance DCT architecture A 100 MHz 2 - D 8 X 8 DCT / IDCT processor for HDTV applications
    • IEEE Trans . Circuits Syst . Video Technol .
    • 1995