Corpus ID: 5777597

SL: a "quick and dirty" but working intermediate language for SVP systems

@article{Poss2012SLA,
  title={SL: a "quick and dirty" but working intermediate language for SVP systems},
  author={R. Poss},
  journal={ArXiv},
  year={2012},
  volume={abs/1208.4572}
}
  • R. Poss
  • Published 2012
  • Computer Science
  • ArXiv
The CSA group at the University of Amsterdam has developed SVP, a framework to manage and program many-core and hardware multithreaded processors. In this article, we introduce the intermediate language SL, a common vehicle to program SVP platforms. SL is designed as an extension to the standard C language (ISO C99/C11). It includes primitive constructs to bulk create threads, bulk synchronize on termination of threads, and communicate using word-sized dataflow channels between threads. It is… Expand
18 Citations
On the exploration of the DRISC architecture
  • 1
  • PDF
On-demand thread-level fault detection in a concurrent programming environment
  • 7
  • PDF
MGSim — A simulation environment for multi-core research and education
  • 20
  • PDF
Apple-CORE: Harnessing general-purpose many-cores with hardware concurrency management
  • 15
  • PDF
Automatically Parallelizing Embedded Legacy Software on Soft-Core SoCs
  • PDF
Microgrid - The microthreaded many-core architecture
  • 4
  • PDF
Signature-based high-level simulation of microthreaded many-core architectures
  • M. I. Uddin, R. Poss, C. Jesshope
  • Computer Science
  • 2014 4th International Conference On Simulation And Modeling Methodologies, Technologies And Applications (SIMULTECH)
  • 2014
  • 8
  • PDF
High-level simulation of concurrency operations in microthreaded many-core architectures
  • 6
  • PDF
One-IPC high-level simulation of microthreaded many-core architectures
  • M. I. Uddin
  • Computer Science
  • Int. J. High Perform. Comput. Appl.
  • 2017
  • 7
...
1
2
...

References

SHOWING 1-10 OF 41 REFERENCES
Strategies for Compiling µ TC to Novel Chip Multiprocessors
  • 9
  • PDF
An implementation of the SANE Virtual Processor using POSIX threads
  • 33
muTC - An Intermediate Language for Programming Chip Multiprocessors
  • C. Jesshope
  • Computer Science
  • Asia-Pacific Computer Systems Architecture Conference
  • 2006
  • 38
On the Compilation of a Language for General Concurrent Target Architectures
  • 13
  • PDF
Implementation and evaluation of a microthread architecture
  • 46
Supporting Microthread Scheduling and Synchronisation in CMPs
  • 19
  • PDF
Compiling the functional data-parallel language SaC for Microgrids of Self-Adaptive Virtual Processors
  • 21
  • PDF
Instruction Level Parallelism through Microthreading - A Scalable Approach to Chip Multiprocessors
  • 45
  • PDF
Towards scalable I/O on a many-core architecture
  • M. Hicks, M. V. Tol, C. Jesshope
  • Computer Science
  • 2010 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation
  • 2010
  • 15
  • PDF
...
1
2
3
4
5
...