SIR10US: A tightly coupled elliptic-curve cryptography co-processor for the OpenRISC

@article{Gautschi2014SIR10USAT,
  title={SIR10US: A tightly coupled elliptic-curve cryptography co-processor for the OpenRISC},
  author={Michael Gautschi and M. Muehlberghuber and Andreas Traber and Sven Stucki and M. Baer and Renzo Andri and L. Benini and Beat Muheim and H. Kaeslin},
  journal={2014 IEEE 25th International Conference on Application-Specific Systems, Architectures and Processors},
  year={2014},
  pages={25-29}
}
Today's embedded systems require resource-aware acceleration engines, which support advanced cryptographic algorithms such as elliptic-curve cryptography (ECC). The authors present an application-specific co-processor for digital signature verification according to the Elliptic Curve Digital Signature Algorithm (ECDSA) based on the NIST B-233 standard. A novel OpenRISC-ISA (instruction-set architecture) core featuring a high IPC rate and balanced pipeline stages has been developed to act as the… Expand
Xuantie-910: A Commercial Multi-Core 12-Stage Pipeline Out-of-Order 64-bit High Performance RISC-V Processor with Vector Extension : Industrial Product
TLDR
Xuantie-910 is an industry leading 64-bit high performance embedded RISC-V processor from Alibaba T-Head division that features custom extensions to arithmetic operation, bit manipulation, load and store, TLB and cache operations, and implements the 0.7.1 stable release of RISCV vector extension specification for high efficiency vector processing. Expand
Tailoring instruction-set extensions for an ultra-low power tightly-coupled cluster of OpenRISC cores
TLDR
This paper describes efforts in enhancing a baseline open ISA (OpenRISC) and its LLVM compiler back-end to significantly reduce execution cycles while minimizing the impact on core micro-architecture complexity, number of pipeline stages, area and power. Expand
Comparative analysis of flexible cryptographic implementations
TLDR
This paper classifies the state-of-the-art research practices through a Systematic Literature Review (SLR) process and comparative analysis in terms of flexibility, throughput and area facilitates the researchers and designers of the domain to select an appropriate design approach. Expand
Closely-Coupled Lifting Hardware for Efficient DWT Computation in an SoC
TLDR
Close-coupled integration of Lifting coprocessor is proposed for reducing the number of clock cycles required for Discrete Wavelet Transform computations in a System-on-Chip (SoC) environment and has been demonstrated using an SoC framework around the LEON3 processor. Expand
Heterogeneous Architectures For Parallel Acceleration
TLDR
It is shown that architectural heterogeneity is the key to provide this efficiency and to respond to many of the challenges of tomorrow's computer architecture - and at the same time methodologies to introduce it with little or no loss in terms of flexibility are shown. Expand
Towards Improving Programmability of Heterogeneous Parallel Architectures
TLDR
OpenCRun is presented, an OpenCL runtime implementation supporting a range of platforms with very different architectures characteristics, such as X86 multicores and embedded parallel accelerators, and a code transformation technique, workitem coalescing, is proposed that bypasses the limitations of the embedded platforms, allowing code developed for GPGPU to be ported seamlessly. Expand
Empirical derivation of upper and lower bounds of NBTI aging for embedded cores
TLDR
This work proposes a methodology for deriving an NBTI-induced aging model for embedded cores using a set of open synthesizable embedded cores and proves the independence of the aging on the workloads which run by the cores, and calculates upper and lower bounds for the “aging factor” that can be used for a generic embedded processor. Expand

References

SHOWING 1-10 OF 15 REFERENCES
Reconfigurable Instruction Set Extension for Enabling ECC on an 8-Bit Processor
TLDR
This contribution describes a proof-of-concept implementation for an extremely low-cost instruction set extension using reconfigurable logic, which enables an 8-bit micro-controller to provide full size elliptic curve cryptography (ECC) capabilities. Expand
A Scalable Dual-Field Elliptic Curve Cryptographic Processor
We propose an elliptic curve (EC) cryptographic processor architecture that can support Galois fields GF(p) and GF(2/sup n/) for arbitrary prime numbers and irreducible polynomials by introducing aExpand
Hardware/Software Co-design of Elliptic Curve Cryptography on an 8051 Microcontroller
TLDR
This paper presents a minimalist hardware accelerator for enabling elliptic curve cryptography (ECC) on an 8051 microcontroller and demonstrates the importance of removing system-level performance bottlenecks caused by the transfer of operands between hardware accelerator and external RAM. Expand
Optimized System-on-Chip Integration of a Programmable ECC Coprocessor
TLDR
The impact of the communication link between CPU and coprocessor hardware for a typical Elliptic Curve Cryptography design is studied, and it is demonstrated that the SoC may become performance-limited due to cop rocessor data- and instruction-transfers. Expand
Interfacing a high speed crypto accelerator to an embedded CPU
  • A. Hodjat, I. Verbauwhede
  • Computer Science
  • Conference Record of the Thirty-Eighth Asilomar Conference on Signals, Systems and Computers, 2004.
  • 2004
TLDR
This paper presents the AES acceleration for two interface options to the LEON CPU core: the CPI interface and the memory-mapped interface. Expand
A High Performance Reconfigurable Elliptic Curve Processor for GF(2m)
TLDR
The results show that implementations of this architecture executing the projective coordinates version of the Montgomery scalar multiplication algorithm can compute elliptic curve scalar multiplications with arbitrary points in 0.21 msec in the field GF(2167). Expand
Security in embedded systems: Design challenges
TLDR
An introduction to the challenges involved in secure embedded system design is provided, recent advances in addressing them are discussed, and opportunities for future research are identified. Expand
Introduction of Architecturally Visible Storage in Instruction Set Extensions
TLDR
This work presents the first ISE identification technique that can automatically identify state-holding application-specific functional units (AFUs) comprehensively, thus being able to eliminate a large portion of memory traffic from cache and the main memory. Expand
The Elliptic Curve Digital Signature Algorithm (ECDSA)
TLDR
The ANSI X9.62 ECDSA is described and related security, implementation, and interoperability issues are discussed, and the strength-per-key-bit is substantially greater in an algorithm that uses elliptic curves. Expand
Improved Algorithms for Elliptic Curve Arithmetic in GF(2n)
TLDR
A new method for doubling an elliptic curve point, which is simpler to implement than the fastest known method, due to Schroeppel, and which favors sparse elliptic Curve coefficients, and a new kind of projective coordinates that provides the fastestknown arithmetic on elliptic curves. Expand
...
1
2
...