Run-Time FPGA Reconfiguration for Power-/Cost-Optimized Real-time Systems

  title={Run-Time FPGA Reconfiguration for Power-/Cost-Optimized Real-time Systems},
  author={J{\"u}rgen Becker and Michael H{\"u}bner and Michael Ullmann},
The paper describes a new approach of a flexible run-time system for handling dynamic function reconfiguration in fine-grain Virtex FPGAs, whereas the fulfillment of given real-time constraints are central. Moreover, the detailed evaluation and measurement of the power consumption situation during this dynamic reconfiguration process is essential for realistically quantifying the power loss of fine-grain FPGAs during dynamic reconfiguration processes. This kind of real-time run-time systems and… CONTINUE READING

Similar Papers


Publications referenced by this paper.

Power estimation and power measurement of Xilinx Virtex FPGAs: trade-offs and limitations

  • 16th Symposium on Integrated Circuits and Systems Design, 2003. SBCCI 2003. Proceedings.
  • 2003

Bathala, "Dynamic Power Consumption in Virtex-II FPGA Family

Li Shang, K. Alireza Kaviani
  • International Symposium on Field-Programmable Gate Arrays (FPGA'2002),
  • 2002

Core communication interface for FPGAs

J.C. Palma, A.V. de Mello, L. Moller, F. Moraes, N. Calazans
  • Proceedings. 15th Symposium on Integrated Circuits and Systems Design
  • 2002

Wilton, "A Flexible Power Model for FPGAs

K. Poon, S.J.E.A. Yan
  • 12th International Conference on Field-Programmable Logic and Applications,
  • 2002