Router-level performance driven dynamic management in hierarchical networks-on-chip

@article{Bai2017RouterlevelPD,
  title={Router-level performance driven dynamic management in hierarchical networks-on-chip},
  author={Mingmin Bai and Dan Zhao and Magdy A. Bayoumi},
  journal={2017 30th IEEE International System-on-Chip Conference (SOCC)},
  year={2017},
  pages={310-315}
}
When on-chip interconnection network scales to integrate more processing elements, the average end-to-end latency is highly increased due to long average hop distance. Though it has been discovered that, almost of the communication in large scale networks is between nodes in a short range, it revealed that the small portion of data delivery between distant nodes consumes or occupies most of the network bandwidth. Hierarchical NoCs caters an attractive solution to resolve the distant data… CONTINUE READING

References

Publications referenced by this paper.
SHOWING 1-7 OF 7 REFERENCES

CATBR-Congestion Aware Traffic Bridging Routing among hierarchical networks-on-chip

  • 2016 29th IEEE International System-on-Chip Conference (SOCC)
  • 2016
VIEW 4 EXCERPTS
HIGHLY INFLUENTIAL

Design and dynamic management of hierarchical NoCs

  • Microprocessors and Microsystems - Embedded Hardware Design
  • 2016

Contention-Based Nonminimal Adaptive Routing in High-Radix Networks

  • 2015 IEEE International Parallel and Distributed Processing Symposium
  • 2015
VIEW 1 EXCERPT

Overcoming far-end congestion in large-scale networks

  • 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA)
  • 2015
VIEW 1 EXCERPT

Benefits and costs of prediction based DVFS for NoCs at router level

  • 2014 27th IEEE International System-on-Chip Conference (SOCC)
  • 2014
VIEW 1 EXCERPT

GARNET: A detailed on-chip network model inside a full-system simulator

  • 2009 IEEE International Symposium on Performance Analysis of Systems and Software
  • 2009
VIEW 2 EXCERPTS

Similar Papers

Loading similar papers…