• Corpus ID: 18691493

Robust FPGA based True Random Number Generator utilizing Oscillatory Metastability in Transition Effect Ring Oscillators

@inproceedings{Varchola2015RobustFB,
  title={Robust FPGA based True Random Number Generator utilizing Oscillatory Metastability in Transition Effect Ring Oscillators},
  author={Michal Varchola and Milos Drutarovsk{\'y}},
  year={2015}
}
We present novel architecture for True Random Number Generator based on Transition Effect Ring Oscillators. The TRNG consists of 16 transition effect oscillators and also malfunction detector. The malfunction detector can evaluate each TRNG bit right after it was generated. The evaluation utilizes described TRNG mathematical model. Our designed True Random Number Generator is implemented in Actel Fusion FPGA and passes the NIST 800-22 test suite for randomness. Key-Words: TRNG, Oscillatory… 

Figures from this paper

Lightweight TRNG Based on Multiphase Timing of Bistables

  • P. Wieczorek
  • Computer Science
    IEEE Transactions on Circuits and Systems I: Regular Papers
  • 2016
The paper presents a concept of a True Random Number Generator (TRNG) that utilizes phase noise of a pair of ring oscillators (ROs) to increase the variance of the initial condition of a bistable.

Random Number Generation Based on Oscillatory Metastability in Ring Circuits

  • L. Hars
  • Computer Science
    IACR Cryptol. ePrint Arch.
  • 2011
A mathematical model and theoretical explanations of the underlying physical phenomena, the random phase drift and pulse decay, and the principles of other recently published random number generators are presented.

New High Entropy Element for FPGA Based True Random Number Generators

This work proposes a new bi-stable structure - Transition Effect Ring Oscillator (TERO) where oscillatory phase can be forced on demand and be reliably synthesized in FPGA and passes NIST 800-22 tests.

Ring oscillator based random number generator utilizing wake-up time uncertainty

This paper presents a random number generation circuit utilizing ring oscillator's wake-up time uncertainty. A ring oscillator goes into metastability state before starting to oscillate when its

Fast Digital TRNG Based on Metastable Ring Oscillator

Investigation in FPGA technology, phase distribution highlighted the advantages of the proposed method over traditional architectures and the high quality of generated data.

Enhancing security of ring oscillator-based trng implemented in FPGA

The paper analyses the jitter generated in ring oscillators and it uses a simple physical model of jitter sources to show that the random jitter accumulates slower than the global and manipulable deterministic jitter.

True Random Number Generator With a Metastability-Based Quality Control

A metastability-based true random number generator that achieves high entropy and passes NIST randomness tests, and a qualifier module grades the individual metastable events to produce a high-entropy random bit-stream.

True Random Number Generator Embedded in Reconfigurable Hardware

The described TRNG is tailored for embedded System-On-a-Programmable-Chip (SOPC) cryptographic applications and can provide a good quality true random bit-stream with throughput of several tens of kilobits per second.

The Frequency Injection Attack on Ring-Oscillator-Based True Random Number Generators

A frequency injection attack is devised which is able to destroy the source of entropy in ring-oscillator-based true random number generators (TRNGs) and reduce the keyspace of a secure microcontroller based on a TRNG from 264 to 3300.

Design and Implementation of a True Random Number Generator Based on Digital Circuit Artifacts

This work presents a random number generator comprised entirely of digital circuits, which utilizes electronic noise and unlike earlier work, only standard digital gates without regard to precise layout were used.

A 3 $\mu$W CMOS True Random Number Generator With Adaptive Floating-Gate Offset Cancellation

This paper presents two novel hardware random number generators (RNGs) based on latch metastability. We designed the first, the DC-nulling RNG, for extremely low power operation. The second, the