Revisiting the linear programming framework for leakage power vs. performance optimization

@article{Jeong2009RevisitingTL,
  title={Revisiting the linear programming framework for leakage power vs. performance optimization},
  author={Kwangok Jeong and Andrew B. Kahng and Hailong Yao},
  journal={2009 10th International Symposium on Quality Electronic Design},
  year={2009},
  pages={127-134}
}
This paper revisits and extends a general linear programming (LP) formulation to exploit multiple knobs such as multi-Lgate footprint-compatible libraries and post-layout Lgate-biasing to minimize total leakage power under timing constraints. We minimize positive timing slack for each cell according to its leakage vs. delay sensitivity, so that unnecessary leakage power consumption is saved without degrading circuit performance. A key difference between our work and previous works is that we… CONTINUE READING

Citations

Publications citing this paper.
SHOWING 1-9 OF 9 CITATIONS

Clock Period Minimization with Minimum Leakage Power

  • ACM Trans. Design Autom. Electr. Syst.
  • 2015
VIEW 4 EXCERPTS
CITES BACKGROUND
HIGHLY INFLUENCED

Sensitivity-guided metaheuristics for accurate discrete gate sizing

  • 2012 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)
  • 2012
VIEW 1 EXCERPT
CITES BACKGROUND

Post sign-off leakage power optimization

  • 2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC)
  • 2011
VIEW 2 EXCERPTS
CITES METHODS & BACKGROUND

Designing a processor from the ground up to allow voltage/reliability tradeoffs

  • HPCA - 16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture
  • 2010
VIEW 1 EXCERPT
CITES BACKGROUND

Slack redistribution for graceful degradation under voltage overscaling

  • 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC)
  • 2010
VIEW 1 EXCERPT
CITES BACKGROUND

References

Publications referenced by this paper.
SHOWING 1-10 OF 28 REFERENCES

An Efficient Method for Large-Scale Gate Sizing

  • IEEE Transactions on Circuits and Systems I: Regular Papers
  • 2008
VIEW 1 EXCERPT

Slack Allocation and Routing to Improve FPGA Timing While Repairing Short-Path Violations

  • IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
  • 2008
VIEW 1 EXCERPT

Gate-length biasing for runtime-leakage control

  • IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
  • 2006
VIEW 2 EXCERPTS

Impact of gate-length biasing on threshold-voltage selection

  • 7th International Symposium on Quality Electronic Design (ISQED'06)
  • 2006
VIEW 1 EXCERPT

Similar Papers

Loading similar papers…