Revisiting 3 DIC bene fi t with multiple tiers

@inproceedings{Chana2017Revisiting3D,
  title={Revisiting 3 DIC bene fi t with multiple tiers},
  author={Wei-Ting Jonas Chana and Andrew B. Kahnga and Junhua Lia},
  year={2017}
}
  • Wei-Ting Jonas Chana, Andrew B. Kahnga, Junhua Lia
  • Published 2017
3DICs with multiple tiers are expected to achieve large benefits (e.g., in terms of power, area) as compared to conventional planar designs. However, few if any previous works study upper bounds on power and area benefits from 3DIC integration with multiple tiers. In this work, we use the concept of implementation with infinite dimension to estimate upper bounds on power and area benefits achievable by 3DICs versus 2DICs. We observe that the maximum power benefit even with infinite dimension… CONTINUE READING

References

Publications referenced by this paper.
SHOWING 1-10 OF 45 REFERENCES

3D IC power benefit study under practical design considerations

  • 2015 IEEE International Interconnect Technology Conference and 2015 IEEE Materials for Advanced Metallization Conference (IITC/MAM)
  • 2015
VIEW 1 EXCERPT

Power

D. K. Nayak, S. Banna, S. K. Samal, S. K. Lim
  • Performance, and Cost Comparisons of Monolithic 3D ICs and TSV-Based 3D ICs, Proceedings SOI-3D- Subthreshold Microelectronics Technology Unified Conference (S3S)
  • 2015

Power benefit study of monolithic 3D IC at the 7nm technology node

  • 2015 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED)
  • 2015
VIEW 1 EXCERPT

Three-tier 3D ICs for more power reduction: Strategies in CAD, design, and bonding selection

  • 2015 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)
  • 2015
VIEW 2 EXCERPTS

Design and CAD methodologies for low power gate-level monolithic 3D ICs

  • 2014 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED)
  • 2014
VIEW 2 EXCERPTS

On GPU bus power reduction with 3D IC technologies

  • 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE)
  • 2014

Pathfinder3D: A framework for exploring early thermal tradeoffs in 3DIC

  • 2014 IEEE International Conference on IC Design & Technology
  • 2014
VIEW 1 EXCERPT

Placement-Driven Partitioning for Congestion Mitigation in Monolithic 3D IC Designs

  • IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
  • 2014