Corpus ID: 43618211

Review on Design Approach for FPGA Implementation of 16-Bit Vedic Multiplier

@article{Moon2017ReviewOD,
  title={Review on Design Approach for FPGA Implementation of 16-Bit Vedic Multiplier},
  author={S S Moon and Shailesh M. Sakhare},
  journal={International Journal of Scientific Research in Science and Technology},
  year={2017},
  volume={3},
  pages={191-195}
}
  • S S Moon, Shailesh M. Sakhare
  • Published 2017
  • Computer Science
  • International Journal of Scientific Research in Science and Technology
  • In this paper, a high speed and low power 16x16 Vedic Multiplier is designed by using low power and high speed modified carry select adder. Modified Carry Select Adder employs a newly incremented circuit in the intermediate stages of the Carry Select Adder (CSA) which is known to be the fastest adder among the conventional adder structures. A Novel technique for digit multiplication namely Vedic multiplication has been introduced which is quite different from normal multiplication by shift and… CONTINUE READING

    Topics from this paper

    References

    SHOWING 1-10 OF 10 REFERENCES
    A Time-Area-Power Efficient Multiplier and Square Architecture Based on Ancient Indian Vedic Mathematics
    • 81
    • PDF
    High Speed Vedic Multiplier for Digital Signal Processors
    • 54
    DESIGN AND IMPLEMENT ATION OF LOW POWER MUL TIPLIER USING VEDIC MULTIPLICATION TECHNIQUE
    • 38
    Vedic Mathematics Based Multiply Accumulate Unit
    • 82
    VLSI implementation of RSA encryption system using ancient Indian Vedic mathematics
    • 59
    • PDF
    Low power parallel multiplier design for DSP applications through coefficient optimization
    • 61
    • PDF
    Multiplier design based on ancient Indian Vedic Mathematics
    • 202
    The Implementation of Vedic Algorithms in Digital Signal Processing*
    • 85
    • PDF