Review of the CLIP image processing system

@inproceedings{Duff1978ReviewOT,
  title={Review of the CLIP image processing system},
  author={Michael J. B. Duff},
  booktitle={AFIPS National Computer Conference},
  year={1978}
}
  • M. Duff
  • Published in
    AFIPS National Computer…
    30 December 1899
  • Computer Science
Technology against vision architectures
  • B. Zavidovique
  • Computer Science
    Proceedings of the First International Conference on Massively Parallel Computing Systems (MPCS) The Challenges of General-Purpose and Special-Purpose Computing
  • 1994
TLDR
A zoology of vision machines is questioned when, aiming for a well informed architectural feature choice, a rapid presentation of technological trends in the field is proposed, an approach closer to physics prompts to a classification from a control point of view: it reveals some duality between operations and communications.
Scan line array processors for image computation
TLDR
The basic SLAP concept and some of its variants are described, a particular planned implementation is discussed, and its performance on computer vision and other applications are indicated.
Three-Dimensional Object Recognition from Range Images
TLDR
This book discusses the development of Three-Dimensional Object Recognition using Qualitative Features, a model based on Object-Oriented Representation for Coupled Systems, and some of the techniques used in that system.
Automated Inspection Systems
TLDR
This paper describes selected multiprocessor architectures for very high speed automated inspection systems and four processor concepts are compared and contrasted with respect to their applicability in high performance inspection systems.
Analysis Of Digital Image Processing With Parallel and Overlap Segment Technique
TLDR
The research in this paper calculates the image processing computation time using parallel processing and overlap segment technique and divided image frame into a number of sections by overlap technique.
Analysis of Digital Image Processing with Parallel with Overlap Segment Technique
TLDR
The research in this paper calculates the image processing computation time using parallel processing and overlap segment technique and divided image frame into a number of sections by overlap technique.
A compact FPGA implementation of a bit-serial SIMD cellular processor array
  • D. Walsh, P. Dudek
  • Computer Science
    2012 13th International Workshop on Cellular Nanoscale Networks and their Applications
  • 2012
TLDR
An FPGA implementation of a fine grain general-purpose SIMD processor array is presented and Binary and 8-bit greyscale image processing is performed and demonstrated.
SCAMP-3: A Vision Chip with SIMD Current-Mode Analogue Processor Array
TLDR
The combination of a straightforward SIMD programming model, with digital microprocessor-like control and analogue datapath produces an easy-to-use, flexible system, with high-degree of programmability, and efficient, low-power, small-footprint, circuit implementation.
An Intelligent Novel Model for an Embedded Stereo Vision System
TLDR
A novel algorithm and hardware architecture for an embedded stereo vision system which is appropriate for robotics applications and how to implement this algorithm to achieve the utmost speed for stereo matching operation is proposed.
Nonuniform region processing on SIMD arrays using the coterie network
TLDR
This article presents algorithms developed for the coterie network to simulate efficiently within nonuniform aggregates of PEs simultaneously the associative algorithms typically supported in hardware at the array level, and presents numerous multiassociative low-level vision algorithms presented.
...
...

References

SHOWING 1-2 OF 2 REFERENCES