Reversible implementation of novel multiply accumulate (MAC) unit

@article{Swaraj2012ReversibleIO,
  title={Reversible implementation of novel multiply accumulate (MAC) unit},
  author={R. M. Swaraj and K. K. Arun and Rallapalli Srinivas},
  journal={2012 International Conference on Communication, Information & Computing Technology (ICCICT)},
  year={2012},
  pages={1-5}
}
In almost all the Digital Signal Processing (DSP) applications, the vital operations involve multiplications and accumulations. Consequently, there is a demand for dedicated hardware in processors to enhance the speed with which these multiplications and accumulations are performed. In the present world of irreversible circuits, the Multiply Accumulate Unit multiplies the two operands, adds the product to the previously accumulated result and stores back the new result in the Accumulator all in… CONTINUE READING

Citations

Publications citing this paper.

References

Publications referenced by this paper.
SHOWING 1-10 OF 17 REFERENCES

Vedic Mathematics Based Multiply Accumulate Unit

  • 2011 International Conference on Computational Intelligence and Communication Networks
  • 2011
VIEW 1 EXCERPT

Reversible multipliers: Decreasing the depth of the circuit

  • 2008 International Conference on Electrical and Computer Engineering
  • 2008
VIEW 1 EXCERPT

Efficient Building Blocks for Reversible Sequential Circuit Design

  • 2006 49th IEEE International Midwest Symposium on Circuits and Systems
  • 2006
VIEW 1 EXCERPT

Novel Reversible Multiplier Architecture Using Reversible TSG Gate

  • IEEE International Conference on Computer Systems and Applications, 2006.
  • 2006
VIEW 1 EXCERPT

Similar Papers

Loading similar papers…