Reversible adder/subtractor with overflow detector

@article{Sultana2011ReversibleAW,
  title={Reversible adder/subtractor with overflow detector},
  author={Sayeeda Sultana and Katarzyna Radecka},
  journal={2011 IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS)},
  year={2011},
  pages={1-4}
}
This paper presents an efficient way to realize a reversible n-bit subtractor circuit incorporating a reversible full adder based on 2's Complement computation. We propose a reversible controlled adder/subtractor (RCAS) block used in a construction of an adder/subtractor where the negative numbers are transformed to 1's Complement number. Our circuit is better than existing ones in terms of quantum cost and garbage outputs. Moreover, we propose a novel design to detect an overflow in 2's… CONTINUE READING
Highly Cited
This paper has 17 citations. REVIEW CITATIONS

Citations

Publications citing this paper.
Showing 1-10 of 11 extracted citations

A novel approach for reversible realization of 8-bit adder-subtractor circuit with optimized quantum cost

2016 International Conference on Emerging Trends in Engineering, Technology and Science (ICETETS) • 2016
View 3 Excerpts
Highly Influenced

Design and performance analysis for the reversible realization of adder/subtractor circuit

2017 International Conference on Emerging Trends in Computing and Communication Technologies (ICETCCT) • 2017
View 2 Excerpts

Performance parameters optimization and implementation of adder/subtractor circuit using reversible logic approach

2016 11th International Conference on Industrial and Information Systems (ICIIS) • 2016
View 1 Excerpt

Design of full adder/subtractor using irreversible IG-A gate

2015 International Conference on Computer, Communications, and Control Technology (I4CT) • 2015
View 1 Excerpt

Reversible logic gate implementation as switch controlled reversible full adder/subtractor

2014 IEEE International Conference on Control System, Computing and Engineering (ICCSCE 2014) • 2014
View 1 Excerpt

Testing reversible adder/subtractor for missing control points

2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS) • 2013
View 4 Excerpts

A 16-bit carry skip adder designed by reversible logic

2012 5th International Conference on BioMedical Engineering and Informatics • 2012
View 2 Excerpts

References

Publications referenced by this paper.
Showing 1-10 of 15 references

Low Power Reversible Parallel Binary Adder /

2010
View 7 Excerpts
Highly Influenced

Design of Efficient Reversible Binary Subtractors Based on a New Reversible Gate

2009 IEEE Computer Society Annual Symposium on VLSI • 2009
View 10 Excerpts
Highly Influenced

A General Method of Constructing the Reversible Full-Adder

2010 Third International Symposium on Intelligent Information Technology and Security Informatics • 2010
View 1 Excerpt

Design of a Novel Reversible Multiplier Circuit Using Modified Full Adder " ,

P. Moallem, A. Vafaei
IntI . Conf. on Computer Design and Applications • 2010

Design of a novel reversible multiplier circuit using modified full adder

2010 International Conference On Computer Design and Applications • 2010
View 2 Excerpts

Exact Multiple-Control Toffoli Network Synthesis With SAT Techniques

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems • 2009
View 1 Excerpt

Design of a novel reversible multiplier circuit using HNG gate in nanotechnology "

K. Navi
Am . J . Applied Sciences • 2008

Navi, "Design of a novel reversible multiplier circuit using HNG gate in nanotechnology

K. M. Haghparast
Am. J. Applied Sciences, • 2008
View 1 Excerpt

Similar Papers

Loading similar papers…