Reusability is FIRRTL ground: Hardware construction languages, compiler frameworks, and transformations

  title={Reusability is FIRRTL ground: Hardware construction languages, compiler frameworks, and transformations},
  author={Adam M. Izraelevitz and Jack Koenig and Patrick Li and Richard Lin and Angie Wang and Albert Magyar and Donggyu Kim and Colin Schmidt and Chick Markley and Jim Lawson and Jonathan Bachrach},
  journal={2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)},
Enabled by modern languages and retargetable compilers, software development is in a virtual “Cambrian explosion” driven by a critical mass of powerfully parameterized libraries; but hardware development practices lag far behind. We hypothesize that existing hardware construction languages (HCLs) and novel hardware compiler frameworks (HCFs) can put hardware development on a similar evolutionary path by enabling new hardware libraries to be independent of underlying process technologies… CONTINUE READING


Publications citing this paper.
Showing 1-4 of 4 extracted citations

Generating the Next Wave of Custom Silicon

ESSCIRC 2018 - IEEE 44th European Solid State Circuits Conference (ESSCIRC) • 2018
View 4 Excerpts
Highly Influenced

ACED: A Hardware Library for Generating DSP Systems

2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC) • 2018
View 2 Excerpts


Publications referenced by this paper.
Showing 1-10 of 40 references

Specification for the FIR- RTL Language

P. S. Li, A. M. Izraelevitz, J. Bachrach
EECS Department, University of California, Berkeley, Tech. Rep. UCB/EECS-2016-9, Feb. 2016. • 2016
View 1 Excerpt

Strober: Fast and Accurate Sample-Based Energy Simulation for Arbitrary RTL

2016 ACM/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA) • 2016
View 1 Excerpt

Hardware system synthesis from Domain-Specific Languages

2014 24th International Conference on Field Programmable Logic and Applications (FPL) • 2014
View 1 Excerpt

PyMTL: A Unified Framework for Vertically Integrated Computer Architecture Research

2014 47th Annual IEEE/ACM International Symposium on Microarchitecture • 2014
View 1 Excerpt

Synthesizing systemverilog: Busting the myth that systemverilog is only for verification

S. Sutherland, D. Mills
SNUG Silicon Valley, 2013. • 2013
View 1 Excerpt

Similar Papers

Loading similar papers…