Responsive Fault-Tolerant Computing in the Era of Terascale Integration State of Art Report


Scaling in hardware integration process results in IC-process geometry reductions, lower operating voltages and increased clock speeds. This paper first surveys the reliability obstacles these developments give rise to and then points out that computing systems can no longer be safely assumed to fail only by crashing. Yet this assumption is at the core of… (More)
DOI: 10.1109/ISORC.2008.42


Figures and Tables

Sorry, we couldn't extract any figures or tables for this paper.

Slides referencing similar topics