Resource allocation for coarse-grain FPGA development

@article{Eguro2005ResourceAF,
  title={Resource allocation for coarse-grain FPGA development},
  author={Ken Eguro and S. Hauck},
  journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
  year={2005},
  volume={24},
  pages={1572-1581}
}
  • Ken Eguro, S. Hauck
  • Published 2005
  • Computer Science
  • IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
The development of domain-specialized reconfigurable devices, and even the nature of domains themselves, has been largely unexplored. In part this is because the same architectural improvements that allow domain-specialized field programmable gate arrays (FPGAs) to outperform conventional reconfigurable devices also significantly change the design problem. The migration from completely generic lookup tables (LUTs) and highly connected routing fabrics to specialized coarse-grain functional units… Expand
Tuning Coarse-Grained Reconfigurable Architectures towards an Application Domain
FPGA family composition and effects of specialized blocks
Reconfigurable Computing Architectures
...
1
2
...

References

SHOWING 1-10 OF 28 REFERENCES
Totem: Custom Reconfigurable Array Generation
  • Katherine Compton, S. Hauck
  • Computer Science
  • The 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'01)
  • 2001
Architecture design of reconfigurable pipelined datapaths
RaPiD - Reconfigurable Pipelined Datapath
The effect of LUT and cluster size on deep-submicron FPGA performance and density
FPGA routing architecture: segmentation and buffering to optimize speed and density
Track Placement: Orchestrating Routing Structures to Maximize Routability
The effect of LUT and cluster size on deep-submicron FPGA performance and density
Multiprocessors from a software perspective
...
1
2
3
...