Resonant clocking using distributed parasitic capacitance

@article{Drake2004ResonantCU,
  title={Resonant clocking using distributed parasitic capacitance},
  author={A. J. Drake and K. Nowka and T. Y. Nguyen and J. L. Burns and R. B. Brown},
  journal={IEEE Journal of Solid-State Circuits},
  year={2004},
  volume={39},
  pages={1520-1528}
}
A resonant-clock generation and distribution scheme that uses the inherent, parasitic capacitance of the clocked logic as a lumped capacitor in a negative-resistance oscillator is described. Clock energy is resonated between inductors and the parasitic, local clock network to save power over traditional clocking methodologies. Theory predicts that the data passing though the clocked logic will change the clock frequency by less than 1.25%. A resonant clock test chip was designed and fabricated… CONTINUE READING

Citations

Publications citing this paper.
SHOWING 1-10 OF 99 CITATIONS

1.56 GHz On-chip Resonant Clocking in 130nm CMOS

  • IEEE Custom Integrated Circuits Conference 2006
  • 2006
VIEW 5 EXCERPTS
CITES METHODS & BACKGROUND
HIGHLY INFLUENCED

Study and Comparison of On-Chip LC Oscillators for Energy Recovery Clocking

VIEW 8 EXCERPTS
CITES BACKGROUND & METHODS
HIGHLY INFLUENCED

Power Reductions with Energy Recovery Using Resonant Topologies

VIEW 5 EXCERPTS
CITES BACKGROUND & METHODS
HIGHLY INFLUENCED

Distributed LC Resonant Clock Grid Synthesis

  • IEEE Transactions on Circuits and Systems I: Regular Papers
  • 2012
VIEW 4 EXCERPTS
CITES BACKGROUND
HIGHLY INFLUENCED

A High-Frequency Clock Distribution Network Using Inductively Loaded Standing-Wave Oscillators

  • IEEE Journal of Solid-State Circuits
  • 2009
VIEW 4 EXCERPTS
CITES BACKGROUND
HIGHLY INFLUENCED

Jitter Characteristic in Charge Recovery Resonant Clock Distribution

  • IEEE Journal of Solid-State Circuits
  • 2007
VIEW 5 EXCERPTS
CITES BACKGROUND
HIGHLY INFLUENCED

Power-performance analysis of sinusoidally clocked flip-flops

VIEW 4 EXCERPTS
CITES METHODS & BACKGROUND
HIGHLY INFLUENCED

A Fully Integrated Buck Regulator With 2-GHz Resonant Switching for Low-Power Applications

  • IEEE Journal of Solid-State Circuits
  • 2018
VIEW 2 EXCERPTS
CITES BACKGROUND

FILTER CITATIONS BY YEAR

2004
2018

CITATION STATISTICS

  • 9 Highly Influenced Citations

References

Publications referenced by this paper.
SHOWING 1-10 OF 17 REFERENCES

A 0.13- m SOI CMOS technology for low-power digital and RF applications

N. Zamdmer
  • Symp. VLSI Technology Dig. Tech. Papers, 2001, pp. 85–86.
  • 2001
VIEW 4 EXCERPTS
HIGHLY INFLUENTIAL

The design and implementation of a low-power clock-powered microprocessor

W. Athas
  • J. Solid-State Circuits, vol. 35, pp. 1561–1569, Nov. 2000.
  • 2000
VIEW 9 EXCERPTS
HIGHLY INFLUENTIAL

Electric Circuits, 3rd ed

J. W. Nilsson
  • New York: Addison-Wesley,
  • 1990
VIEW 3 EXCERPTS
HIGHLY INFLUENTIAL

Design of resonant global clock distributions

  • Proceedings 21st International Conference on Computer Design
  • 2003
VIEW 2 EXCERPTS

Study and simulation of CMOS LC oscillator phase noise and jitter

  • Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.
  • 2003