Resistor Layout Techniques for Enhancing Yield in Ratio-Critical Monolithic Applications

Abstract

A new strategy for the layout of integrated resistors that minimizes yield loss due to random sheet resistance variations for a given area in ratio-critical applications is introduced. The strategy is based upon the optimal partitioning of area between the resistors that must be ratio-matched and on the practical realization of the partitioned resistors… (More)

2 Figures and Tables

Topics

  • Presentations referencing similar topics