Resistive Random Access Memory (RRAM)

@inproceedings{Yu2016ResistiveRA,
  title={Resistive Random Access Memory (RRAM)},
  author={Shimeng Yu},
  booktitle={Resistive Random Access Memory},
  year={2016}
}
  • Shimeng Yu
  • Published in
    Resistive Random Access…
    2016
  • Engineering
RRAM technology has made significant progress in the past decade as a competitive candidate for the next generation non-volatile memory (NVM). This lecture is a comprehensive tutorial of metal oxide-based RRAM technology from device fabrication to array architecture design. State-of-theart RRAM device performances, characterization, and modeling techniques are summarized, and the design considerations of the RRAM integration to large-scale array with peripheral circuits are discussed. Chapter 2… 

Figures and Tables from this paper

Resistive Random Access Memory (RRAM): an Overview of Materials, Switching Mechanism, Performance, Multilevel Cell (mlc) Storage, Modeling, and Applications

In this manuscript, recent progress in the area of resistive random access memory (RRAM) technology which is considered one of the most standout emerging memory technologies owing to its high speed,

Characterisation of Novel Resistive Switching Memory Devices

Resistive random access memory (RRAM) is widely considered as a disruptive technology that will revolutionize not only non-volatile data storage, but also potentially digital logic and neuromorphic

Electrothermal Characterization in 3-D Resistive Random Access Memory Arrays

Resistive random access memory (RRAM) is a promising candidate for next generation nonvolatile memory technology. In this paper, electrothermal simulation in 3-D RRAM arrays is performed by using our

19th Int'l Symposium on Quality Electronic Design

Crossbar arrays based on non-volatile resistive devices such as resistive RAM and phase change memory have become an important technology due to the applications to memory systems. The energy

Fault Modeling and Parallel Testing for 1T1M Memory Array

TLDR
A parallel testing method was proposed based on memristive stateful logic which can improve the test efficiency compared to the traditional March algorithm and is 1.249 times faster than the March algorithm under different array sizes.

On the write energy of non-volatile resistive crossbar arrays with selectors

  • A. CiprutE. Friedman
  • Engineering
    2018 19th International Symposium on Quality Electronic Design (ISQED)
  • 2018
TLDR
The energy efficiency of a crossbar array of a one-selector-one-resistor (1S1R) configuration during a write operation is explored for the V/2 and V/3 bias schemes and the effect of leakage current due to partially biased unselected cells is explored.

Circuit Modeling for RRAM-Based Neuromorphic Chip Crossbar Array With and Without Write-Verify Scheme

This article presents a novel circuit modeling method for online training and testing process of the neuromorphic chip crossbar array based on the resistive random access memory (RRAM). A modified

Design and Simulation of 4 Transistors and 2 Memristors Memory with the Least Power and Power-Delay Product

Memristor, as a fundamental element of SRAM and DRAM memories, can effectively reduce startup time and power consumption of the circuits. Non-volatility, high density of the final circuit, and

Instability changes the MAGIC NAND gate to the NOR gate

TLDR
The mathematical relationship between the memristor-aided logic (MAGIC) gate reliability and switching probability is deduced and it is revealed that unsafe writing with enough operation time would make the MAGIC NAND gate converge to always NOR logic.

Energy-Efficient Write Scheme for Nonvolatile Resistive Crossbar Arrays With Selectors

  • A. CiprutE. Friedman
  • Engineering
    IEEE Transactions on Very Large Scale Integration (VLSI) Systems
  • 2018
TLDR
An energy-efficient write operation adaptively sets the bias scheme based on the number of selected cells to enhance overall energy efficiency and energy improvements of more than two times are demonstrated with this hybrid bias scheme.