Research Results in Equivalence Checking


Formal methods for the verification of Integrated Circuits (ICs) are a collection of techniques used to ensure the correctness of a design before fabrication. Formal methods have been investigated recently and continue to be an area of active research in the Computer Aided Design (CAD) for Electronic Design Automation (EDA) community. While many important… (More)


1 Figure or Table

Slides referencing similar topics