Register allocation for Intel processor graphics

  title={Register allocation for Intel processor graphics},
  author={W. Chen and Guei-Yuan Lueh and Pratik Ashar and K. Chen and B. Cheng},
  journal={Proceedings of the 2018 International Symposium on Code Generation and Optimization},
  • W. Chen, Guei-Yuan Lueh, +2 authors B. Cheng
  • Published 2018
  • Computer Science
  • Proceedings of the 2018 International Symposium on Code Generation and Optimization
Register allocation is a well-studied problem, but surprisingly little work has been published on assigning registers for GPU architectures. [...] Key Method Several extensions are introduced to the traditional graph-coloring algorithm to support variables with different sizes and to accurately model liveness under divergent branches. Different assignment polices are applied to exploit the trade-offs between minimizing register usage and avoiding bank conflicts and anti-dependencies. Experimental results show…Expand
10 Citations
Irregular Register Allocation for Translation of Test-pattern Programs
IGC: The Open Source Intel Graphics Compiler
  • 8
Optimizing occupancy and ILP on the GPU using a combinatorial approach
C-for-Metal: High Performance Simd Programming on Intel GPUs
  • PDF
Output-based Intermediate Representation for Translation of Test-pattern Program
  • 1
iGPU Leak: An Information Leakage Vulnerability on Intel Integrated GPU
A distributed large graph coloring algorithm on Giraph
Graph Colouring Meets Deep Learning: Effective Graph Neural Network Models for Combinatorial Problems
  • 20
  • PDF


ImageNet classification with deep convolutional neural networks
  • 61,183
  • Highly Influential
  • PDF
MICRO48-Tutorial on Intel Processor Graphics: Architecture and Programming
  • 2015