Reflection Reduction on DDR3 High-Speed Bus by Improved PSO

The signal integrity of the circuit, as one of the important design issues in high-speed digital system, is usually seriously affected by the signal reflection due to impedance mismatch in the DDR3 bus. In this paper, a novel optimization method is proposed to optimize impedance mismatch and reduce the signal reflection. Specifically, by applying the via… CONTINUE READING