Reexamination of SRAM Cell Write Margin Definitions in View of Predicting the Distribution

  title={Reexamination of SRAM Cell Write Margin Definitions in View of Predicting the Distribution},
  author={Hiroshi Makino and Shunji Nakata and Hirotsugu Suzuki and Shin'ichiro Mutoh and Masayuki Miyama and Tsutomu Yoshimura and Shuhei Iwade and Yoshio Matsuda},
  journal={IEEE Transactions on Circuits and Systems II: Express Briefs},
Four definitions of static random access memory (SRAM) cell write margins (WMs) were reexamined by analyzing the dependence of the WM on the SRAM cell transistor threshold voltages (Vth's) in order to find a preferable definition. The WM is expected to obey the normal distribution if the differential coefficients of the WM to Vth's are constant over a wide range of Vth variations. This means that the write yield can be easily predicted by a small number of measured samples. Using SPICE in 45-nm… CONTINUE READING
Highly Cited
This paper has 26 citations. REVIEW CITATIONS

From This Paper

Figures, tables, and topics from this paper.


Publications citing this paper.
Showing 1-10 of 17 extracted citations

Design of advanced subthreshold SRAM array for ultra-low power technology

2018 5th International Conference on Electrical and Electronic Engineering (ICEEE) • 2018
View 1 Excerpt

Evaluation of SRAM cell write margin metrics for lifetime monitoring of BTI-induced Vth drift

2017 12th International Conference on Design & Technology of Integrated Systems In Nanoscale Era (DTIS) • 2017

Read disturb-free SRAM bit-cell for subthreshold memory applications

2017 International Conference on Electron Devices and Solid-State Circuits (EDSSC) • 2017
View 1 Excerpt

RAPIDO Testing and Modeling of Assisted Write and Read Operations for SRAMs

2016 IEEE 25th North Atlantic Test Workshop (NATW) • 2016
View 1 Excerpt


Publications referenced by this paper.
Showing 1-10 of 11 references

Analyzing static and dynamic write margin for nanometer SRAMs

Proceeding of the 13th international symposium on Low power electronics and design (ISLPED '08) • 2008
View 4 Excerpts
Highly Influenced

Simultaneous enlargement of SRAM read/write noise margin by controlling virtual ground lines

Proceedings of the 8th IEEE International NEWCAS Conference 2010 • 2010
View 1 Excerpt

A process-variation-tolerant dual-power-supply SRAM with 0.179µm2 Cell in 40nm CMOS using level-programmable wordline driver

2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers • 2009
View 1 Excerpt

Large-Scale SRAM Variability Characterization in 45 nm CMOS

IEEE Journal of Solid-State Circuits • 2009
View 2 Excerpts

A New Combined Methodology for Write-Margin Extraction of Advanced SRAM

2007 IEEE International Conference on Microelectronic Test Structures • 2007
View 3 Excerpts

Redefinition of Write Margin for Next-Generation SRAM and Write-Margin Monitoring Circuit

2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers • 2006
View 2 Excerpts

Fluctuation limits & scaling opportunities for CMOS SRAM cells

IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest. • 2005
View 2 Excerpts

SRAM cell design for stability methodology

IEEE VLSI-TSA International Symposium on VLSI Technology, 2005. (VLSI-TSA-Tech). • 2005

Similar Papers

Loading similar papers…