Redundant arithmetic, algorithms and implementations

@article{Gonzlez2000RedundantAA,
  title={Redundant arithmetic, algorithms and implementations},
  author={Alejandro F. Gonz{\'a}lez and Pinaki Mazumder},
  journal={Integration},
  year={2000},
  volume={30},
  pages={13-53}
}
Performance in many very-large-scale-integrated (VLSI) systems such as digital signal processing (DSP) chips, is predominantly determined by the speed of arithmetic modules like adders and multipliers. Even though redundant arithmetic algorithms produce signi"cant improvements in performance through the elimination of carry propagation, e$cient circuit implementations of these algorithms have been traditionally di$cult to obtain. This work presents a survey of circuit implementations of… CONTINUE READING
Highly Cited
This paper has 45 citations. REVIEW CITATIONS
24 Citations
60 References
Similar Papers

Citations

Publications citing this paper.
Showing 1-10 of 24 extracted citations

References

Publications referenced by this paper.
Showing 1-10 of 60 references

An 8.8-ns 54]54-bit multiplier with high speed redundant binary architecture

  • H. Makino, Y. Nakase, H. Suzuki, H. Morinaka, H. Shinohara, K. Mashiko
  • IEEE J. Solid State Circuits
  • 1996
Highly Influential
4 Excerpts

High speed MOS multiplier and divider using redundant binary representation and their implementation in a microprocessor

  • S. Kuninobu, T. Nishiyama, T. Taniguchi
  • IEICE Trans. Electron
  • 1993
Highly Influential
4 Excerpts

Seabaugh, Multiple-valued logic computation circuits using micro- and nanoelectronic devices

  • L. J. Micheel, A.C.A.H. Taddiken
  • Proceedings of the International Symposium on…
  • 1993
Highly Influential
5 Excerpts

Maeguchi, A 10-ns 54]54-b parallel structured full array multiplier with 0.5-lm CMOS technology

  • J. Mori, M. Nagamatsu, +5 authors K. H. Hayashida
  • IEEE J. Solid State Circuits
  • 1991
Highly Influential
7 Excerpts

A 15-ns 32] 32-b CMOS multiplier with an improved parallel structure

  • M. Nagamatsu, S. Tanaka, J. Mori, K. Hirano, T. Noguchi, K. Hatanaka
  • IEEE J. Solid State Circuits
  • 1990
Highly Influential
6 Excerpts

Similar Papers

Loading similar papers…