Redundant Via Insertion in Restricted Topology Layouts

@article{McCullen2007RedundantVI,
  title={Redundant Via Insertion in Restricted Topology Layouts},
  author={Kevin W. McCullen},
  journal={8th International Symposium on Quality Electronic Design (ISQED'07)},
  year={2007},
  pages={821-828}
}
In this paper, the authors describe the application of redundant via insertion (RV) to the restricted topologies proposed for gridded and alternating phase shift mask layouts. Adding redundant vias has been shown to improve the yield and reliability of designs. The paper shows that it is possible to successfully add redundant vias, provided that the gridded layer is adjacent to a layer that can receive the additional layout complexity of the off-direction routing necessary to add additional… CONTINUE READING
10 Citations
18 References
Similar Papers

Citations

Publications citing this paper.
Showing 1-10 of 10 extracted citations

References

Publications referenced by this paper.
Showing 1-10 of 18 references

Use of a layout-optimization tool to increase the yield and reliability of VLSI designs

  • R. J. Allen, J. D. Hibbeler, G. F. Tellez
  • 2005
2 Excerpts

High-performance circuit design for the RET-enabled 65nm technology node

  • L. Liebmann, A. Barish, +7 authors L. Sigal
  • Design and Process Integration for…
  • 2004
1 Excerpt

Keynote address

  • P. Gelsinger
  • 41st Design Automation Conference,
  • 2004
1 Excerpt

Similar Papers

Loading similar papers…