Reduction of Current Mismatch in PLL Charge Pump

  title={Reduction of Current Mismatch in PLL Charge Pump},
  author={H. Md. Shuaeb Fazeel and Leneesh Raghavan and Chandrasekaran Srinivasaraman and Manish Jain},
  journal={2009 IEEE Computer Society Annual Symposium on VLSI},
Low static phase offset is desired in Phase Locked Loops (PLL) employed in high speed I/O interfaces and frequency synthesizers. In this work, non idealities in phase frequency detector and charge pump contributing to static phase offset have been studied and their relative contributions analyzed in detail. A new charge pump architecture with reduced mismatch between Up and Dn current sources has been presented. It makes use of a single two stage amplifier for both current steering and… CONTINUE READING


Publications citing this paper.
Showing 1-8 of 8 extracted citations

High performance two-stage charge-pump for spur reduction in CMOS PLL

2014 IEEE 11th International Multi-Conference on Systems, Signals & Devices (SSD14) • 2014

A low mismatch symmetric charge pump for the application in PLLs

2011 7th Conference on Ph.D. Research in Microelectronics and Electronics • 2011
View 1 Excerpt


Publications referenced by this paper.
Showing 1-3 of 3 references,All-Digital Dynamic Self-Detection and Self-Compensation of Static Phase Offsets in Charge-Pump PLLs, ISSCC

Yong Liu
View 1 Excerpt

A CMOS dual-band fractional-n synthesizer with reference doubler and compensated charge pump

2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519) • 2004
View 1 Excerpt

A subpicosecond jitter PLL for clock generation in 0.12-μm digital CMOS

N Da Dalt, C Sandner
IEEE Journal of Solid state circuits, • 2003
View 1 Excerpt

Similar Papers

Loading similar papers…