Reducing power in superscalar processor caches using subbanking, multiple line buffers and bit-line segmentation

Modern microprocessors employ one or two levels of on-chip caches to bridge the burgeoning speed disparities between the processor and the RAM. These SRAM caches are a major source of power dissipation. We investigate architectural techniques, that do not compromise the processor cycle time, for reducing the power dissipation within the on-chip cache… CONTINUE READING

8 Figures & Tables

Topics

Statistics

0102030'01'03'05'07'09'11'13'15'17
Citations per Year

305 Citations

Semantic Scholar estimates that this publication has 305 citations based on the available data.

See our FAQ for additional information.