Reducing network-on-chip energy consumption through spatial locality speculation

@article{Kim2011ReducingNE,
  title={Reducing network-on-chip energy consumption through spatial locality speculation},
  author={Hyungjun Kim and Pritha Ghoshal and Boris Grot and Paul V. Gratz and Daniel A. Jim{\'e}nez},
  journal={Proceedings of the Fifth ACM/IEEE International Symposium},
  year={2011},
  pages={233-240}
}
As processor chips become increasingly parallel, an efficient communication substrate is critical for meeting performance and energy targets. In this work, we target the root cause of network energy consumption through techniques that reduce link and router-level switching activity. We specifically focus on memory subsystem traffic, as it comprises the bulk of NoC load in a CMP. By transmitting only the flits that contain words predicted useful using a novel spatial locality predictor, our… CONTINUE READING
Highly Cited
This paper has 47 citations. REVIEW CITATIONS

Citations

Publications citing this paper.
Showing 1-10 of 23 extracted citations

Task scheduling for many-cores with S-NUCA caches

2018 Design, Automation & Test in Europe Conference & Exhibition (DATE) • 2018
View 1 Excerpt

An energy-aware mapping algorithm for mesh-based network-on-chip architectures

2017 International Conference on Progress in Informatics and Computing (PIC) • 2017
View 1 Excerpt

Fault-Tolerant Topology Generation Method for Application-Specific Network-on-Chips

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems • 2015
View 2 Excerpts

Similar Papers

Loading similar papers…