Reducing TMR overhead by combining approximate circuit, transistor topology and input permutation approaches

@article{Gomes2013ReducingTO,
  title={Reducing TMR overhead by combining approximate circuit, transistor topology and input permutation approaches},
  author={Iuri A. C. Gomes and Fernanda Gusm{\~a}o de Lima Kastensmidt},
  journal={2013 26th Symposium on Integrated Circuits and Systems Design (SBCCI)},
  year={2013},
  pages={1-6}
}
The use of Triple Modular Redundancy (TMR) with majority voters can guarantee full single fault masking coverage for a given circuit against transient faults but it has a high area overhead. In order to reduce area overhead without compromising the fault making coverage, TMR can use approximated circuits approach to generate redundant modules that are optimized compared to the original module. Initial study of this technique has shown that it is possible to reach a good balance between fault… CONTINUE READING

References

Publications referenced by this paper.
Showing 1-5 of 5 references

L.Entren Ongil, “Logic masking for SE circuits

  • A. Sánchez-Clemente
  • IEEE 18th Internat (IOLTS),
  • 2012
Highly Influential
5 Excerpts

Reducing soft error rate in log function”, IEEE transactionson

  • Brian D. Sierawski, L Bharat
  • 2006
Highly Influential
6 Excerpts

Soft error stabi latches derived from 2D transie Devices Meeting

  • H. T. Weaver
  • 1988
Highly Influential
3 Excerpts

Impact of te SRAMs

  • P.E.Dood
  • IEEE transactionson n
  • 1996
1 Excerpt

Similar Papers

Loading similar papers…