Reconfigurable Fir Digital Filter Realization on FPGA

  • Atmakuri Vasavi, Sita Madhuri Bondila
  • Published 2015


This paper presents efficient distributed arithmetic (DA)-based approaches for high-throughput reconfigurable implementation of finite-impulse response (FIR) filters whose filter coefficients change during runtime. Conventionally, for reconfigurable DA-based implementation of FIR filter, the lookup tables (LUTs) are required to be implemented in RAM and the… (More)

3 Figures and Tables


  • Presentations referencing similar topics