Reasoning about synchronization in GALS systems

  title={Reasoning about synchronization in GALS systems},
  author={Supratik Chakraborty and Joycee Mekie and Dinesh K. Sharma},
  journal={Formal Methods in System Design},
Correct design of interface circuits is crucial for the development of System-onChips (SoC) using off-the-shelf IP cores. For correct operation, an interface circuit must meet strict synchronization timing constraints, and also respect sequencing constraints between events dictated by interfacing protocols and rational clock relations. In this paper, we propose a technique for automatically analyzing the interaction between independently specified synchronization constraints and sequencing… CONTINUE READING

From This Paper

Figures, tables, and topics from this paper.

Explore Further: Topics Discussed in This Paper


Publications referenced by this paper.
Showing 1-10 of 26 references

Verification of timed circuits with symbolic delays

ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753) • 2004
View 4 Excerpts
Highly Influenced

Timing Diagrams: Formalization and Algorithmic Verification

Journal of Logic, Language and Information • 1999
View 4 Excerpts
Highly Influenced

Efficient Algorithms for Interface Timing Verification

Yen, T.-Y, A. Ishii, A. Casavant, W. Wolf
Formal Methods in System Design • 1998
View 5 Excerpts
Highly Influenced

Semantics and verification of action diagrams with linear timing

ACM Trans. Design Autom. Electr. Syst. • 1998
View 5 Excerpts
Highly Influenced

Interface design for rationally clocked GALS systems

12th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC'06) • 2006
View 1 Excerpt

Similar Papers

Loading similar papers…