Realization of digital coherent receivers

Abstract

The hardware architecture of digital coherent optical receivers supporting >40 Gb/s data rates and general considerations about signal processing algorithms are presented as well as a chipset layout for a 40 Gb/s digital coherent polarization-multiplexed QPSK receiver. 

4 Figures and Tables

Topics

  • Presentations referencing similar topics