Real-time FPGA-based architecture for bicubic interpolation: an application for digital image scaling

@article{NuoMaganda2005RealtimeFA,
  title={Real-time FPGA-based architecture for bicubic interpolation: an application for digital image scaling},
  author={Marco Aurelio Nu{\~n}o-Maganda and Miguel O. Arias-Estrada},
  journal={2005 International Conference on Reconfigurable Computing and FPGAs (ReConFig'05)},
  year={2005},
  pages={8 pp.-1}
}
One of the most extended algorithms for image scaling is bicubic interpolation. In this paper, a hardware architecture for bicubic interpolation (HABI) is proposed. The HABI proposed is integrated by three main blocks: the first one generates the interpolation coefficients, which implements the bicubic function to be used in HABI; the second one performs the interpolation process and the third one is a control unit that synchronizes the processing and the pipeline stages. The architecture work… CONTINUE READING
Highly Cited
This paper has 56 citations. REVIEW CITATIONS

Citations

Publications citing this paper.
Showing 1-10 of 33 extracted citations

57 Citations

051015'09'11'13'15'17
Citations per Year
Semantic Scholar estimates that this publication has 57 citations based on the available data.

See our FAQ for additional information.

References

Publications referenced by this paper.
Showing 1-9 of 9 references

Real-time image processing in a small systolic FPGA architecture, SPIE International Technical Group Newsletter

  • Cesar Torres Huitzil, Miguel Arias Estrada
  • Special Issue on Smart Image Acquisition and…
  • 2004
1 Excerpt

Buriola, “FPGA architecture for a videowall image processor

  • A. Skarabot, G. Ramponi
  • In Proc. SPIE Intern. Symp. Electronic Imaging
  • 2001
3 Excerpts

Similar Papers

Loading similar papers…