Real-Time Stereo Vision Processing System in a FPGA

  title={Real-Time Stereo Vision Processing System in a FPGA},
  author={Carlos Cuadrado and Aitzol Zuloaga and J. L. Martin and Jes{\'u}s L{\'a}zaro and Jaime Jimenez},
  journal={IECON 2006 - 32nd Annual Conference on IEEE Industrial Electronics},
This paper describes a reconfigurable digital architecture to compute dense disparity maps at video-rate for stereo vision. The processor architecture is described in synthetizable VHDL and, by means of the reconfigurability, the hardware requirements are optimized for different image resolutions and matching scenarios. The configurable description of a stereo processor provides the entity to design stereo matching systems, implementing by incremental design multi-baseline or multi-scale stereo… CONTINUE READING
Highly Cited
This paper has 19 citations. REVIEW CITATIONS
9 Citations
15 References
Similar Papers


Publications citing this paper.
Showing 1-9 of 9 extracted citations


Publications referenced by this paper.
Showing 1-10 of 15 references

Camera calibration toolbox

  • J. Y. Bouguet
  • doc/, 2006.
  • 2006
1 Excerpt

Stratix II EP2S60 DSP Development Board

  • Altera Corporation
  • Datasheet, October 2004. 3460
  • 2004
1 Excerpt

A Convolver-Based Real-Time Stereo Machine (SAZAN)

  • S. Kimura, T. Shinbo, H. Yamaguchi, E. Kawamura, K. Naka
  • Proc. Computer Vision and Pattern Recognition…
  • 1999
1 Excerpt

Similar Papers

Loading similar papers…