Real-Time Loop Scheduling with Energy Optimization Via DVS and ABB for Multi-core Embedded System

@inproceedings{Hua2007RealTimeLS,
  title={Real-Time Loop Scheduling with Energy Optimization Via DVS and ABB for Multi-core Embedded System},
  author={Guochen Hua and M. Wang and Zili Shao and Hui Liu and Chun Jason Xue},
  booktitle={EUC},
  year={2007}
}
Dynamic Voltage Scaling (DVS) is an effective technique to reduce energy consumption of processors by dynamically adjusting the operational frequency and supply voltage. However, with feature sizes shrinking, the achievable power saving by DVS is becoming limited as the leakage power increases exponentially. Adaptive Body Biasing (ABB) is an effective technique to reduce leakage power by increasing the circuit's threshold voltage via body biasing. In this paper, we propose a novel real-time… 
Rotation Scheduling and Voltage Assignment to Minimize Energy for SoC
TLDR
An optimal soft real-time Rotation scheduling and voltage assignment algorithm, RSVAME (Rotation Scheduling and Voltage Assignment to Minimize Energy), to minimize both dynamic and leakage energy via DVS and ABB is proposed.
Analytical Leakage-Aware Thermal Modeling of a Real-Time System
TLDR
An analytical evaluation method with a Markovian view to the system which considers reciprocal effects of the stochastic nature of the system, the leakage as well as dynamic power impacts the processor temperature, which affects the leakage power, the cooling subsystem power, and the soft error rate.
Research on the Possibility of Regulating Scheduling Length after EliminatingIntra-Iteration Dependency
TLDR
The experiment proved the necessity of decreasing scheduling length by regulating execution order of computing tasks according to the specific situation after achieving the initial scheduling length and has great significance for the design of scheduling algorithm in the multi-core environment.
Algorithms for Optimally Arranging Multicore Memory Structures
TLDR
It is proved that the general case of MA is NP-complete, and an optimal algorithm for solving linear MA and optimal and heuristic algorithms for solving rectangular MA are presented.
Algorithms for Optimally ArrangingMulticore Memory Structures
TLDR
It is proved that the general case of MA is NP-complete, and an optimal algorithm for solving linear MA and optimal and heuristic algorithms for solving rectangular MA are presented.

References

SHOWING 1-10 OF 13 REFERENCES
Real-Time Dynamic Voltage Loop Scheduling for Multi-Core Embedded Systems
  • Z. Shao, M. Wang, E. Sha
  • Computer Science
    IEEE Transactions on Circuits and Systems II: Express Briefs
  • 2007
TLDR
A novel real-time loop-scheduling technique to minimize energy consumption via dynamic voltage scaling (DVS) for applications with loops considering transition overhead and achieves big energy saving compared with the traditional time-performance-oriented scheduling algorithm.
Joint dynamic voltage scaling and adaptive body biasing for heterogeneous distributed real-time embedded systems
  • Le Yan, Jiong Luo, N. Jha
  • Computer Science
    IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
  • 2005
TLDR
A two-phase approach to combine dynamic voltage scaling (DVS) and adaptive body biasing (ABB) for distributed real-time embedded systems to optimize both dynamic power and leakage power consumption.
Simultaneous communication and processor voltage scaling for dynamic and leakage energy reduction in time-constrained systems
TLDR
It is demonstrated that voltage scaling of bus repeaters and dynamic adaption of the voltage swing on fat wires can significantly influence the system's energy consumption.
Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads
Dynamic voltage scaling (DVS) reduces the power consumption of processors when peak performance is unnecessary. However, the achievable power saving by DVS alone is becoming limited as leakage power
Minimizing Energy via Loop Scheduling and DVS for Multi-Core Embedded Systems
TLDR
The experimental results show that the proposed loop scheduling algorithms for minimizing energy based on rotation scheduling and DVS have better performances than list scheduling and pure ILP (integer linear programming) scheduling with DVS.
Overhead-conscious voltage selection for dynamic and leakage energy reduction of time-constrained systems
TLDR
This paper optimally solve the combined supply voltage and body bias selection problem for multi-processor systems with imposed time constraints, explicitly taking into account the transition overheads implied by changing voltage levels.
Power-Aware Compilation for Embedded Processors with Dynamic Voltage Scaling and Adaptive Body Biasing Capabilities
TLDR
A power-aware compilation methodology that targets an embedded processor with both dynamic voltage scaling (DVS) and adaptive body biasing (ABB) capabilities, which has the unique advantage of optimizing design power by jointly optimizing dynamic and leakage power dissipation.
Energy-conscious compilation based on voltage scaling
TLDR
This paper uses classical loop-level compiler optimizations to create opportunities for voltage scaling to save energy, rather than increase program performance, in two compiler-directed energy optimization strategies based on voltage scaling: static voltage scaling and dynamic voltage scaling.
Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits
A simple formula is derived for quick calculation of the maximum short-circuit dissipation of static CMOS circuits. A detailed discussion of this short-circuit dissipation is given based on the
Scheduling and behavioral transformation for parallel systems
TLDR
A novel technique is designed by combining two transformation techniques, retiming and unfolding, to obtain effective static schedules for loop pipelining under resource constraints and gives the currently best performance from experiments on benchmarks.
...
...