Random Switching Logic: A Countermeasure against DPA based on Transition Probability

@article{Suzuki2004RandomSL,
  title={Random Switching Logic: A Countermeasure against DPA based on Transition Probability},
  author={Daisuke Suzuki and Minoru Saeki and Tetsuya Ichikawa},
  journal={IACR Cryptology ePrint Archive},
  year={2004},
  volume={2004},
  pages={346}
}
In this paper, we propose a new model for directly evaluating DPA leakage from logic information in CMOS circuits. This model is based on the transition probability for each gate, and is naturally applicable to various actual devices for simulating power analysis. We also report on our study of the effects of the previously known countermeasures on both our model and FPGA, and show the possibility of leaking information, which is caused by strict precondition for implementing a secure circuit… CONTINUE READING
Highly Cited
This paper has 118 citations. REVIEW CITATIONS
69 Citations
15 References
Similar Papers

Citations

Publications citing this paper.
Showing 1-10 of 69 extracted citations

119 Citations

01020'07'10'13'16
Citations per Year
Semantic Scholar estimates that this publication has 119 citations based on the available data.

See our FAQ for additional information.

References

Publications referenced by this paper.
Showing 1-10 of 15 references

M.Saeki and T.Ichikawa, “Countermeasure against DPA Considering Transition Probabilities,

  • D. Suzuki
  • Technical Report ISEC2004-59,
  • 2004
1 Excerpt

Compact FPGA Implementation of the AES Algorithm

  • P. Chodowiec, K. Gaj, “Very
  • LNCS 2779,
  • 2003

Similar Papers

Loading similar papers…