Corpus ID: 16950443

Radix -4/-8 Dual Encoder Block for Multiplier Architecture using GDI Technique

@inproceedings{Dhankar2012RadixD,
  title={Radix -4/-8 Dual Encoder Block for Multiplier Architecture using GDI Technique},
  author={A. Dhankar and S. Anand},
  year={2012}
}
  • A. Dhankar, S. Anand
  • Published 2012
  • Mathematics
  • A hybrid radix-4/-8 multiplier is proposed for portable multimedia applications that demand high speed and low energy operation. Depending on the input pattern, the multiplier operates in the radix-8 mode in 56% of the input cases for low power, but reverts to the radix-4 mode in 44% of the slower input cases for high speed. For this Radix 4/8 Dual encoder block is designed. Compared to a conventional CMOS radix-4/8 encoder, the proposed radix- 4/8 encoder consumes 43.6% less power, and 46.51… CONTINUE READING
    1 Citations

    Figures and Tables from this paper

    References

    SHOWING 1-10 OF 12 REFERENCES
    A low-energy hybrid radix-4/-8 multiplier for portable multimedia applications
    • 4
    • PDF
    Design of a high performance 32/spl times/32-bit multiplier with a novel sign select Booth encoder
    • Kiwon Choi, M. Song
    • Computer Science
    • ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196)
    • 2001
    • 26
    A power-aware 2-dimensional bypassing multiplier using cell-based design flow
    • 24
    • PDF
    Gate-diffusion input (GDI): a power-efficient method for digital combinatorial circuits
    • 317
    • PDF
    Gate-diffusion input (GDI)-a novel power efficient method for digital circuits: a design methodology
    • 81
    Low-power CMOS digital design
    • 2,993
    • PDF
    Design of a high performance 32 × 32-bit multiplier with a novel sign select Booth encoder
    • Proc. IEEE Int. Symp. Circuits Syst
    • 2001
    Circuits, interconnections, and packaging for VLSI
    • 1,861
    Gatediffusion input (GDI) -A novel power efficient method for digital circuits: A detailed methodology
    • Proc. 14th IEEE Int. ASIC/SOC Conf