• Corpus ID: 16950443

Radix -4/-8 Dual Encoder Block for Multiplier Architecture using GDI Technique

@inproceedings{Dhankar2012RadixD,
  title={Radix -4/-8 Dual Encoder Block for Multiplier Architecture using GDI Technique},
  author={Ankita Dhankar and Satyajit Anand},
  year={2012}
}
A hybrid radix-4/-8 multiplier is proposed for portable multimedia applications that demand high speed and low energy operation. Depending on the input pattern, the multiplier operates in the radix-8 mode in 56% of the input cases for low power, but reverts to the radix-4 mode in 44% of the slower input cases for high speed. For this Radix 4/8 Dual encoder block is designed. Compared to a conventional CMOS radix-4/8 encoder, the proposed radix- 4/8 encoder consumes 43.6% less power, and 46.51… 
1 Citations

Figures and Tables from this paper

Radix-4 Encoder & PPG Block for Multiplier Architecture using GDI Technique

TLDR
Compared to a conventional CMOS radix-4 encoder & PPG, the proposed circuit consumes 2.23% less power, 17.51% less average delay time with the use of only 74 transistors in comparison to conventionalCMOS circuit which uses 204 transistors.

References

SHOWING 1-10 OF 12 REFERENCES

A low-energy hybrid radix-4/-8 multiplier for portable multimedia applications

TLDR
A hybrid radix-4/-8 multiplier is proposed for portable multimedia applications that demand high speed and low energy operation and consumes 33.5% less power at the expense of just 3% additional propagation delay, resulting in 31.3% less energy per operation.

Design of a high performance 32/spl times/32-bit multiplier with a novel sign select Booth encoder

  • Kiwon ChoiMinkyu Song
  • Computer Science, Engineering
    ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196)
  • 2001
In this paper, a high performance 32/spl times/32-bit multiplier for a DSP core is proposed. The multiplier is composed of a novel sign select Booth encoder, an efficient data compressor block with a

A power-aware 2-dimensional bypassing multiplier using cell-based design flow

TLDR
Thorough cell-based design flow post-layout simulations show that the power delay product of the proposed 8times8 multiplier design is reduced by more than 13.8% compared to prior designs.

Gate-diffusion input (GDI): a power-efficient method for digital combinatorial circuits

TLDR
Gate diffusion input (GDI) - a new technique of low-power digital combinatorial circuit design - is described, showing advantages and drawbacks of GDI compared to other methods.

Gate-diffusion input (GDI)-a novel power efficient method for digital circuits: a design methodology

GDI (gate diffusion input)-a new technique of low power digital combinatorial circuit design-is described. This technique allows reducing power consumption, delay and area of digital circuits, while

Low-power CMOS digital design

TLDR
An architecturally based scaling strategy is presented which indicates that the optimum voltage is much lower than that determined by other scaling considerations, and is achieved by trading increased silicon area for reduced power consumption.

Pass-transistor logic design

Logic functions implemented using CMOS transmission gates provide a moderate improvement in area and speed over logic gate implementations. Several techniques for the implementation of pass

Low 75Power Signed Multiplier Architecture

  • IEEE Trans. Circuits and Systems-II: Analog and Digital Signal Processing

Multiplier for Portable Multimedia Applications