RUBBER-BAND BASED TOPOLOGICAL ROUTER
@inproceedings{Dayan1997RUBBERBANDBT, title={RUBBER-BAND BASED TOPOLOGICAL ROUTER}, author={T. Dayan and S. Cruz}, year={1997} }
A multi-layer, topological detailed-router is described. This is the first router ever reported that uses a rubber-band sketch (RBS) to represent the interconnect. The detailed-router is part of SURF, a routing system for multi-chip modules and VLSI that was designed to handle efficiently large multi-layer problems. The detailed-router supports various routing goals and can generate layouts for rectilinear, octilinear and any-angle wiring rules. It uses a novel approach of unconstrained layer… CONTINUE READING
Figures, Tables, and Topics from this paper
Figures and Tables
figure 1 table 1 figure 2 table 2 figure 3 table 3 figure 4 table 4 figure 5 table 5 figure 6 table 6 figure 7 table 7 figure 8 table 8 figure 9 table 9 figure 10 table 10 figure 11 table 11 figure 12 table 12 figure 13 table 13 figure 14 figure 15 figure 16 figure 17 figure 18 figure 19 figure 20 figure 21 figure 22 figure 23 figure 24 figure 25 figure 26 figure 26 figure 27 figure 28 figure 29 figure 30 figure 31 figure 32 figure 33 figure 34 figure 35 figure 36 figure 38 figure 39 figure 40 figure 41 figure 42 figure 43 figure 44 figure 45 figure 46 figure 47 figure 48 figure 49 figure 50 figure 51 figure 52 figure 53 figure 54 figure 55 figure 56 figure 57 figure 58 figure 59 figure 60 figure 61 figure 62 figure 63 figure 65 figure 66 figure 67 figure 68 figure 69 figure 70 figure 71 figure 72 figure 73 figure 74 figure 75 figure 77 figure 78 figure 79 figure 80
2 Citations
References
SHOWING 1-10 OF 58 REFERENCES
SURF: rubber-band routing system for multichip modules
- Engineering, Computer Science
- IEEE Design & Test of Computers
- 1993
- 47
Topological routing in SURF: generating a rubber-band sketch
- Engineering, Computer Science
- 28th ACM/IEEE Design Automation Conference
- 1991
- 57
- Highly Influential
- PDF
A faster algorithm for rubber-band equivalent transformation for planar VLSI layouts
- Mathematics, Computer Science
- IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.
- 1996
- 10
THE IMPACT OF LAYER ASSIGNMENT METHODS ON LAYOUT ALGORITHM FOR INTEGRATED CIRCUITS
- Computer Science
- 1983
- 28
Algorithms for routing and testing routability of planar VLSI layouts
- Computer Science
- STOC '85
- 1985
- 123
- Highly Influential
Minimum-Via Topological Routing
- Mathematics, Computer Science
- IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.
- 1983
- 98