RISC I: a reduced instruction set VLSI computer
@inproceedings{Patterson1998RISCIA,
title={RISC I: a reduced instruction set VLSI computer},
author={D. Patterson and C. S{\'e}quin},
booktitle={ISCA '98},
year={1998}
}The Reduced Instruction Set Computer (RISC) Project investigates an alternative to the general trend toward computers with increasingly complex instruction sets: With a proper set of instructions and a corresponding architectural design, a machine with a high effective throughput can be achieved. [...] Key Method Overlapping sets of register banks that can pass parameters directly to subroutines are largely responsible for the excellent performance of RISC I. Static and dynamic comparisons between this new…Expand Abstract
Figures and Topics from this paper.
160 Citations
The effect of instruction set complexity on program size and memory performance
- Computer Science
- ASPLOS 1987
- 1987
- 8
An Optimization Framework for Codes Classification and Performance Evaluation of RISC Microprocessors
- Computer Science, Mathematics
- Symmetry
- 2019
Effective VLSI processor architectures for HLL computers: the RISC approach
- Computer Science
- IEEE Micro
- 1989
- 6
High performance issue oriented architecture
- Computer Science
- Digest of Papers Compcon Spring '90. Thirty-Fifth IEEE Computer Society International Conference on Intellectual Leverage
- 1990
- 2
- PDF