RISC I: a reduced instruction set VLSI computer

@inproceedings{Patterson1998RISCIA,
  title={RISC I: a reduced instruction set VLSI computer},
  author={D. Patterson and C. S{\'e}quin},
  booktitle={ISCA '98},
  year={1998}
}
  • D. Patterson, C. Séquin
  • Published in ISCA '98 1998
  • Computer Science
  • The Reduced Instruction Set Computer (RISC) Project investigates an alternative to the general trend toward computers with increasingly complex instruction sets: With a proper set of instructions and a corresponding architectural design, a machine with a high effective throughput can be achieved. [...] Key Method Overlapping sets of register banks that can pass parameters directly to subroutines are largely responsible for the excellent performance of RISC I. Static and dynamic comparisons between this new…Expand Abstract
    160 Citations
    A RISCy approach to VLSI
    • 35
    Design of the RISC-V Instruction Set Architecture
    • 46
    • PDF
    The effect of instruction set complexity on program size and memory performance
    • 8
    An Optimization Framework for Codes Classification and Performance Evaluation of RISC Microprocessors
    Architecture of SOAR: Smalltalk on a RISC
    • 63
    High performance issue oriented architecture
    • 2
    • PDF
    Central Processing Unit