RISC I: a reduced instruction set VLSI computer

  title={RISC I: a reduced instruction set VLSI computer},
  author={D. Patterson and C. S{\'e}quin},
  booktitle={ISCA '98},
  • D. Patterson, C. Séquin
  • Published in ISCA '98 1998
  • Computer Science
  • The Reduced Instruction Set Computer (RISC) Project investigates an alternative to the general trend toward computers with increasingly complex instruction sets: With a proper set of instructions and a corresponding architectural design, a machine with a high effective throughput can be achieved. [...] Key Method Overlapping sets of register banks that can pass parameters directly to subroutines are largely responsible for the excellent performance of RISC I. Static and dynamic comparisons between this new…Expand Abstract
    98 Citations
    Comparative Study of RISC Architectures
    • PDF
    Design of the RISC-V Instruction Set Architecture
    • 48
    • PDF
    An Optimization Framework for Codes Classification and Performance Evaluation of RISC Microprocessors
    • PDF
    High performance issue oriented architecture
    • 2
    • PDF
    Central Processing Unit
    Leros: the Return of the Accumulator Machine
    • PDF
    Instruction-level parallel processing: History, overview, and perspective
    • 187
    • PDF