• DOI:10.1145/285930.285981
Corpus ID: 2573351

RISC I: a reduced instruction set VLSI computer

@inproceedings{Patterson1998RISCIA,
  title={RISC I: a reduced instruction set VLSI computer},
  author={D. Patterson and C. S{\'e}quin},
  booktitle={ISCA '98},
  year={1998}
}

D. Patterson, C. Séquin

Published in ISCA '98 1998

Computer Science

The Reduced Instruction Set Computer (RISC) Project investigates an alternative to the general trend toward computers with increasingly complex instruction sets: With a proper set of instructions and a corresponding architectural design, a machine with a high effective throughput can be achieved. [...] Key Method Overlapping sets of register banks that can pass parameters directly to subroutines are largely responsible for the excellent performance of RISC I. Static and dynamic comparisons between this new…Expand Abstract

View on ACM

isaid.rice.edu

Save to Library

Create Alert

Cite

Launch Research Feed