RISC I: A Reduced Instruction Set VLSI Computer

  title={RISC I: A Reduced Instruction Set VLSI Computer},
  author={David A. Patterson and Carlo H. S{\'e}quin},
The Reduced Instruction Set Computer (RISC) Project investigates an alternatrve to the general trend toward computers wrth increasingly complex instruction sets: With a proper set of instructions and a corresponding architectural design, a machine wrth a high effective throughput can be achieved. The simplicity of the instruction set and addressing modes allows most Instructions to execute in a single machine cycle, and the srmplicity of each instruction guarantees a short cycle time. In… CONTINUE READING
Highly Cited
This paper has 137 citations. REVIEW CITATIONS
86 Citations
0 References
Similar Papers


Publications citing this paper.

137 Citations

Citations per Year
Semantic Scholar estimates that this publication has 137 citations based on the available data.

See our FAQ for additional information.

Similar Papers

Loading similar papers…