Quarc: A Novel Network-On-Chip Architecture

@article{Moadeli2008QuarcAN,
  title={Quarc: A Novel Network-On-Chip Architecture},
  author={Mahmoud Moadeli and Wim Vanderbauwhede and Alireza Shahrabi},
  journal={2008 14th IEEE International Conference on Parallel and Distributed Systems},
  year={2008},
  pages={705-712}
}
This paper introduces the Quarc NoC, a novel NoC architecture inspired by the Spidergon NoC. The Quarc scheme significantly outperforms the Spidergon NoC through balancing the traffic which is the result of the modifications applied to the topology and the routing elements.The proposed architecture is highly efficient in performing collective communication operations including broadcast and multicast. We present the topology, routing discipline and switch architecture for the Quarc NoC and… CONTINUE READING

Citations

Publications citing this paper.
SHOWING 1-10 OF 11 CITATIONS

Optimizing Collective Communications on the K-port Spidergon Network

VIEW 5 EXCERPTS
CITES METHODS & BACKGROUND
HIGHLY INFLUENCED

A Communication Model of Broadcast in Wormhole-Routed Networks on-Chip

  • 2009 International Conference on Advanced Information Networking and Applications
  • 2009
VIEW 3 EXCERPTS
CITES METHODS
HIGHLY INFLUENCED

A performance model of multicast communication in wormhole-routed networks on-chip

  • 2009 IEEE International Symposium on Parallel & Distributed Processing
  • 2009
VIEW 3 EXCERPTS
CITES METHODS
HIGHLY INFLUENCED

Design and implementation of the Quarc Network on-Chip

  • 2009 IEEE International Symposium on Parallel & Distributed Processing
  • 2009
VIEW 3 EXCERPTS
CITES METHODS & BACKGROUND
HIGHLY INFLUENCED

M8NoC: An 8-degree mesh-based NoC architecture

  • 2012 Fourth International Conference on Ubiquitous and Future Networks (ICUFN)
  • 2012
VIEW 2 EXCERPTS
CITES BACKGROUND

A high-level language for programming a NoC-based Dynamic Reconfiguration Infrastructure

  • 2010 Conference on Design and Architectures for Signal and Image Processing (DASIP)
  • 2010
VIEW 1 EXCERPT
CITES METHODS

References

Publications referenced by this paper.
SHOWING 1-10 OF 23 REFERENCES

Spidergon: a novel on-chip communication network

  • 2004 International Symposium on System-on-Chip, 2004. Proceedings.
  • 2004
VIEW 3 EXCERPTS
HIGHLY INFLUENTIAL

Chip size estimation for SOC design space exploration

  • Journal of Systems Architecture
  • 2007
VIEW 1 EXCERPT

Communication Modeling of the Spidergon NoC with Virtual Channels

M. Moadeli
  • In ICPP,
  • 2007
VIEW 1 EXCERPT

Connectionoriented multicasting in wormhole-switched networks on chip

Lu Zhonghai, Yin Bei, A. Jantsch
  • IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures,
  • 2006
VIEW 1 EXCERPT

Dally and Charles L . Seitz . The torus routing chip

J. William
  • Journal of Distributed Computing
  • 2006

Overview of the architecture, circuit design, and physical implementation of a first-generation cell processor. Solid-State Circuits

D. Pham
  • IEEE Journal of,
  • 2006
VIEW 1 EXCERPT

2004 - the year of 90-nm: a review of 90 nm devices

  • IEEE/SEMI Conference and Workshop on Advanced Semiconductor Manufacturing 2005.
  • 2005
VIEW 1 EXCERPT

Similar Papers

Loading similar papers…