Corpus ID: 235391075

Quantum-Resistant Security for Software Updates on Low-power Networked Embedded Devices

@article{Banegas2021QuantumResistantSF,
  title={Quantum-Resistant Security for Software Updates on Low-power Networked Embedded Devices},
  author={Gustavo Banegas and K. Zandberg and Adrian Herrmann and E. Baccelli and Benjamin A. Smith},
  journal={ArXiv},
  year={2021},
  volume={abs/2106.05577}
}
As the Internet of Things (IoT) rolls out today to devices whose lifetime may well exceed a decade, conservative threat models should consider attackers with access to quantum computing power. The SUIT standard (specified by the IETF) defines a security architecture for IoT software updates, standardizing the metadata and the cryptographic tools—namely, digital signatures and hash functions—that guarantee the legitimacy of software updates. While the performance of SUIT has previously been… Expand

Figures and Tables from this paper

Quantum-resistant digital signatures schemes for low-power IoT
TLDR
This paper is comparing some signature schemes currently in the process of standardization by the NIST, and focuses on the most promising schemes FALCON and Dilithium, which differ in one signifiant aspect that makes FAL CON worse for signing but very good for verification purposes. Expand

References

SHOWING 1-10 OF 54 REFERENCES
Secure Firmware Updates for Constrained IoT Devices Using Open Standards: A Reality Check
TLDR
It is concluded that it is possible to create a secure, standards-compliant firmware update solution that uses the state-of-the-art security for the IoT devices with less than 32KB of RAM and 128 kB of flash memory. Expand
Post-Quantum Authentication in TLS 1.3: A Performance Study
TLDR
This work presents a detailed performance evaluation of the NIST signature algorithm candidates and investigates the imposed latency on TLS 1.3 connection establishment under realistic network conditions, and proposes and evaluates the combination of different PQ signature algorithms across the same certificate chain in TLS. Expand
Compact Implementation and Performance Evaluation of Hash Functions in ATtiny Devices
TLDR
This paper implemented different algorithms on an ATMEL AVR ATtiny45 8-bit microcontroller, and provides their performance evaluation, and makes all the corresponding source codes available on a web page, under an open-source license. Expand
Verifying Post-Quantum Signatures in 8 kB of RAM
TLDR
This paper focuses on verification of signatures and covers NIST PQC round-3 candidates Dilithium, Falcon, Rainbow, GeMSS, and SPHINCS, and discusses the suitability of the signature schemes for streaming, adapt existing implementations, and compare performance. Expand
Post-Quantum TLS Without Handshake Signatures
TLDR
KEMTLS is presented, an alternative to the TLS 1.3 handshake that uses key-encapsulation mechanisms (KEMs) instead of signatures for server authentication in post-quantum TLS, and achieves a speed-optimized instantiation that reduces the amount of server CPU cycles and communication size. Expand
Area-Efficient FPGA Implementations of the SHA-3 Finalists
TLDR
This work focuses on the new SHA-3 competition, started by the National Institute of Standards and Technology (NIST), which searches for a new hash function in response to security concerns regarding the previous hash functions SHA-1 and the SHA-2 family, and provides an evaluation of area-efficient implementations of all finalists. Expand
Lightweight Implementations of SHA-3 Candidates on FPGAs
TLDR
This paper presents lightweight implementations of all SHA-3 finalists and all round-2 candidates with the exception of SIMD, and synthesized them for Virtex-V, Altera Cyclone-II, and the new Xilinx Spartan-6 devices. Expand
A Firmware Update Architecture for Internet of Things
TLDR
This document lists requirements and describes an architecture for a firmware update mechanism suitable for IoT devices, and is agnostic to the transport of the firmware images and associated meta-data. Expand
LMS vs XMSS: Comparison of Stateful Hash-Based Signature Schemes on ARM Cortex-M4
TLDR
This work compared performance, stack consumption, and other figures for key generation, signing and verifying of LMS and XMSS using optimised implementations of SHA-256, SHAKE256, Gimli-Hash, and different variants of Keccak. Expand
High-speed high-security signatures
This paper shows that a $390 mass-market quad-core 2.4GHz Intel Westmere (Xeon E5620) CPU can create 109000 signatures per second and verify 71000 signatures per second on an elliptic curve at a 2128Expand
...
1
2
3
4
5
...