Quantitative study of high-dynamic-range image sensor architectures

  title={Quantitative study of high-dynamic-range image sensor architectures},
  author={Sam Kavusi and Abbas El Gamal},
  booktitle={IS\&T/SPIE Electronic Imaging},
  • S. Kavusi, A. El Gamal
  • Published in IS&T/SPIE Electronic Imaging 7 June 2004
  • Engineering, Computer Science
Analysis of dynamic-range (DR) and signal-to-noise-ratio (SNR) for high fidelity, high-dynamic-range (HDR) image sensor architectures is presented. Four architectures are considered: (i) time-to-saturation, (ii) multiple-capture, (iii) asynchronous self-reset with multiple capture, and (iv) synchronous self-reset with residue readout. The analysis takes into account circuit nonidealities such as quantization noise and the effects of limited pixel area on building block and reference signal… 
A signal-to-noise ratio comparison of high dynamic range CMOS image sensors
A new analysis of a mixed APS and time-to-saturation sensor is performed that shows that it can detect similar high illuminations levels that the multiple capture sensor without degrading the SNR at lower levels.
Architectures for High Dynamic Range, High Speed Image Sensor Readout Circuits
A new dynamic range extension scheme, folded multiple capture, was described that can meet the performance requirements of infrared imaging and a description of a prototype of this architecture targeted for 3D-IC IR focal plane arrays is described.
Multiple-samples-method enabling high dynamic range imaging for high frame rate CMOS image sensor by FPGA and co-processor
A prototype CMOS camera system implementing a multiple sampled pixel level algorithm (“Last Sample Before Saturation”) to create High-Dynamic Range (HDR) images that approach the dynamic range of CCDs is presented.
Wide-Dynamic-Range CMOS Image Sensors—Comparative Performance Analysis
A large variety of solutions for widening the dynamic range (DR) of CMOS image sensors has been proposed throughout the years. We propose a set of criteria upon which an effective comparative
A high dynamic range camera with a non-destructive readout complementary metal–oxide–semiconductor sensor
A hardware-based implementation of two image processing algorithms that take advantage of a non-destructive readout (NDR) imager, which is connected to a custom embedded system to perform correlated double sampling (CDS) and ‘up-the-ramp’ image reconstruction.
Quantitative study of high dynamic range Sigma-Delta-based focal plane array architectures
The paper investigates the suitability of ΣΔ modulation based FPA readout schemes for use in Vertically Interconnected Sensor Arrays requiring ultra high dynamic range and frame rate. It is shown
An Algorithm Architecture Co-Design for CMOS Compressive High Dynamic Range Imaging
A novel CS-based image sensor design is presented, allowing a compressive acquisition without changing the classical pixel design, as well as the overall sensor architecture, and HDR CS is enabled thanks to specific time diagrams of the control signals.
A Dynamic Range Enhanced Readout Technique with a Two-Step TDC for High Speed Linear CMOS Image Sensors
A dynamic range (DR) enhanced readout technique with a two-step time-to-digital converter (TDC) for high speed linear CMOS image sensors using a multi-capacitor and self-regulated capacitive trans-impedance amplifier structure to extend the dynamic range.
Dynamic range enhancement algorithms for CMOS sensors with non-destructive readout
A novel algorithm is presented that is capable of alleviating "stepped gradient" artifacts using data taken with an ''off-the-shelf" CMOS image sensor and its performance is compared with conventional demosaicing algorithms.


A low-power low-noise ultrawide-dynamic-range CMOS imager with pixel-parallel A/D conversion
A CMOS image sensor with pixel-parallel analog-to-digital (A/D) conversion fabricated with different array sizes and photodiode types in a three-metal 0.5-/spl mu/m process is presented. Nominal
In-pixel autoexposure CMOS APS
A CMOS active pixel sensor (APS) with in-pixel autoexposure and a wide dynamic-range linear output is described. The chip features a unique architecture enabling a customized number of additional
Synthesis of high dynamic range motion blur free image from multiple captures
Simulation and experimental results demonstrate the enhanced signal-to-noise ratio (SNR), dynamic range, and the motion blur prevention achieved using the algorithm.
A 10,000 Frames/s 0.18 μm CMOS Digital Pixel Sensor with Pixel-Level Memory
With an ADC per pixel, massively parallel conversion and high-speed digital readout become possible, completely eliminating analog readout bottlenecks.
Novel CMOS image sensor with a 132-dB dynamic range
A CMOS image sensor providing an ultrawide dynamic range with a piecewise linear response is presented. The active pixel is based on a novel architecture which implements a voltage comparator and an
A 256/spl times/256 CMOS imaging array with wide dynamic range pixels and column-parallel digital output
  • S. Decker, R. McGrath, K. Brehmer, C. Sodini
  • Computer Science, Engineering
    1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156)
  • 1998
A 256x256 CMOS active pixel sensor (APS) is described for an automotive stereo-vision system that simultaneously provides flexibility, user-adjustability, and digital control, with no reduction of fill factor.
A 640/spl times/512 CMOS image sensor with ultra wide dynamic range floating-point pixel-level ADC
  • David X. D. Yang, A. Gamal, B. Fowler, H. Tian
  • Physics, Computer Science
    1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278)
  • 1999
A 640/spl times/512 image sensor with Nyquist rate pixel level ADC implemented in a 0.35 /spl mu/m CMOS technology shows how a pixellevel ADC enables flexible efficient implementation of multiple sampling.
Comparative analysis of SNR for image sensors with enhanced dynamic range
A simple model is introduced to describe the sensor output response as a function of the photogenerate signal, dark signal, and noise for sensors operation in integration mode with and without dynamic range enhancement schemes.
Large area visible arrays: performance of hybrid and monolithic alternatives
CMOS-based imaging system-on-chip (i-SoC) technology is successfully producing large monolithic and hybrid FPAs that are superior in many respects to competing CCD-based imaging sensors. The hybrid
A CMOS area image sensor with pixel-level A/D conversion
Charge-coupled devices (CCD) are at present the most widely used technology for implementing area image sensors. However, they suffer from low yields, consume too much power, and are plagued with SNR