QORE: A fault tolerant network-on-chip architecture with power-efficient quad-function channel (QFC) buffers

@article{DiTomaso2014QOREAF,
  title={QORE: A fault tolerant network-on-chip architecture with power-efficient quad-function channel (QFC) buffers},
  author={Dominic DiTomaso and Avinash Karanth Kodi and Ahmed Louri},
  journal={2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA)},
  year={2014},
  pages={320-331}
}
Network-on-Chips (NoCs) are quickly becoming the standard communication paradigm for the growing number of cores on the chip. While NoCs can deliver sufficient bandwidth and enhance scalability, NoCs suffer from high power consumption due to the router microarchitecture and communication channels that facilitate inter-core communication. As technology keeps scaling down in the nanometer regime, unpredictable device behavior due to aging, infant mortality, design defects, soft errors, aggressive… CONTINUE READING
Highly Cited
This paper has 20 citations. REVIEW CITATIONS

Citations

Publications citing this paper.
Showing 1-10 of 16 extracted citations

Runtime Techniques to Mitigate Soft Errors in Network-on-Chip (NoC) Architectures

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems • 2018
View 2 Excerpts

LAXY: A Location-Based Aging-Resilient Xy-Yx Routing Algorithm for Network on Chip

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems • 2017
View 2 Excerpts

Machine learning enabled power-aware Network-on-Chip design

Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017 • 2017
View 8 Excerpts

A unified memory network architecture for in-memory computing in commodity servers

2016 49th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO) • 2016
View 1 Excerpt

Dynamic error mitigation in NoCs using intelligent prediction techniques

2016 49th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO) • 2016

Energy Efficient and Congestion-Aware Router Design for Future NoCs

2016 29th International Conference on VLSI Design and 2016 15th International Conference on Embedded Systems (VLSID) • 2016
View 1 Excerpt

OSCAR: Orchestrating STT-RAM cache traffic for heterogeneous CPU-GPU architectures

2016 49th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO) • 2016
View 1 Excerpt

Performance and energy evaluation of network-on-chip infrastructure

2016 International Conference on Inventive Computation Technologies (ICICT) • 2016
View 1 Excerpt

References

Publications referenced by this paper.
Showing 1-10 of 35 references

Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels

2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip • 2012
View 5 Excerpts
Highly Influenced

ARIADNE: Agnostic Reconfiguration in a Disconnected Network Environment

2011 International Conference on Parallel Architectures and Compilation Techniques • 2011
View 6 Excerpts
Highly Influenced

BiNoC: A bidirectional NoC architecture with dynamic self-reconfigurable channel

2009 3rd ACM/IEEE International Symposium on Networks-on-Chip • 2009
View 4 Excerpts
Highly Influenced

NoCAlert: An On-Line and Real-Time Fault Detection Mechanism for Network-on-Chip Architectures

2012 45th Annual IEEE/ACM International Symposium on Microarchitecture • 2012
View 4 Excerpts
Highly Influenced

A highly resilient routing algorithm for fault-tolerant NoCs

2009 Design, Automation & Test in Europe Conference & Exhibition • 2009
View 4 Excerpts
Highly Influenced

Elastic-buffer flow control for on-chip networks

2009 IEEE 15th International Symposium on High Performance Computer Architecture • 2009
View 4 Excerpts
Highly Influenced

SPEC CPU suite growth: an historical perspective

SIGARCH Computer Architecture News • 2007
View 3 Excerpts
Highly Influenced

Networks on Chips: A New SoC Paradigm

IEEE Computer • 2002
View 4 Excerpts
Highly Influenced

Similar Papers

Loading similar papers…