Putting it all together – Formal verification of the VAMP

@article{Beyer2005PuttingIA,
  title={Putting it all together – Formal verification of the VAMP},
  author={Sven Beyer},
  journal={International Journal on Software Tools for Technology Transfer},
  year={2005},
  volume={8},
  pages={411-430}
}
In the verified architecture microprocessor (VAMP) project we have designed, functionally verified, and synthesized a processor with full DLX instruction set, delayed branch, Tomasulo scheduler, maskable nested precise interrupts, pipelined fully IEEE compatible dual precision floating point unit with variable latency, and separate instruction and data caches. The verification has been carried out in the theorem proving system PVS. The processor has been implemented on a Xilinx FPGA. 

15 Figures & Tables

Topics

Statistics

01020'05'06'07'08'09'10'11'12'13'14'15'16'17'18
Citations per Year

105 Citations

Semantic Scholar estimates that this publication has 105 citations based on the available data.

See our FAQ for additional information.