In this article, we propose a methodology to formally verify hardware component descriptions. Our approach considers asynchronous descriptions and introduces abstract scenarios as a working representation to reduce the number of behaviours. We aim to use this methodology on the SystemC language.
Figures and Tables
Sorry, we couldn't extract any figures or tables for this paper.