Profile-guided microarchitectural floor planning for deep submicron processor design

  title={Profile-guided microarchitectural floor planning for deep submicron processor design},
  author={Mongkol Ekpanyapong and Jacob R. Minz and Thaisiri Watewai and Hsien-Hsin S. Lee and Sung Kyu Lim},
  journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
As process technology migrates to deep submicron with feature size less than 100nm, global wire delay is becoming a major hindrance in keeping the latency of intra-chip communication within a single cycle, thus decaying the performance scalability substantially. An effective floorplanning algorithm can no longer ignore the information of dynamic communication patterns of applications. In this paper, using the profile information acquired at the architecture/microarchitecture level, we propose a… CONTINUE READING
Highly Cited
This paper has 83 citations. REVIEW CITATIONS


Publications citing this paper.
Showing 1-10 of 49 extracted citations

Microarchitecture Configurations and Floorplanning Co-Optimization

IEEE Transactions on Very Large Scale Integration (VLSI) Systems • 2007
View 10 Excerpts
Highly Influenced

Microarchitecture-aware floorplanning using a statistical design of experiments approach

Proceedings. 42nd Design Automation Conference, 2005. • 2005
View 6 Excerpts
Highly Influenced

Designing optimized pipelined global interconnects: algorithms and methodology impact

2005 IEEE International Symposium on Circuits and Systems • 2005
View 7 Excerpts
Highly Influenced

Design and analysis of an Amplifier circuit using Micron Technology

2016 IEEE Region 10 Conference (TENCON) • 2016
View 1 Excerpt

Exploiting local logic structures to optimize multi-core SoC floorplanning

2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010) • 2010
View 1 Excerpt

83 Citations

Citations per Year
Semantic Scholar estimates that this publication has 83 citations based on the available data.

See our FAQ for additional information.


Publications referenced by this paper.
Showing 1-3 of 3 references

CACTI 3.0: An Integrated Cache Timing, Power, and Area Model. Technical Report 2001.2

P. Shivakumar, N. P. Jouppi
HP Western Research Labs, • 2001
View 3 Excerpts
Highly Influenced

A Generic System Simulator (GENESYS) for ASIC Technology and Architecture Beyond

J. C. Eble, V. K. De, D. S. Wills, J. D. Meindl
In Int’l ASIC Conference, • 2001
View 3 Excerpts
Highly Influenced

The Future of Wires

R. Ho, K. W. Mai, M. A. Horowitz
Proceedings of the IEEE, • 2001
View 3 Excerpts
Highly Influenced

Similar Papers

Loading similar papers…